Patents by Inventor Patrick T. Chuang
Patrick T. Chuang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9494647Abstract: Systems and methods of data inversion, circuitry, detection and/or schemes are disclosed. According to illustrative implementations, exemplary circuitry may include static detection or detection circuitry such as those involving static current sources to detect a threshold for data inversion, pre-conditioning of detection circuitry, and/or active detection circuitry or schemes. In some implementations, exemplary memory or data inversion circuitry may comprise a transistor array, a bias generator, and a sense amplifier, wherein the transistor array may comprise at least one pair of transistor circuits arranged so that an output of the transistor array is provided as a sum or function of signal/current outputs of at least some of the transistor circuits in the array. As set forth, various systems, methods and circuitry herein may posses only a 3 static gate delay, such that very high speed and/or fast flow-through is achieved.Type: GrantFiled: December 31, 2014Date of Patent: November 15, 2016Assignee: GSI TECHNOLOGY, INC.Inventors: Patrick T. Chuang, Mu-Hsiang Huang, Jae Hyeong Kim
-
Patent number: 8542050Abstract: The system described herein provides a minimized skew generator that has very small timing variation. Four phase signals are compressed into one signal including the four phase information. Therefore, the signal with all of the phase information travels on the same line, thus avoiding the concerns of skewing based on different sizes of metal lines. Since there are two rising edges and two falling edges within one signal, an enable line is utilized to select between the first and second, rising and falling edges. With this processing, the system has only one critical signal output, thus requiring only one signal line. Skewing of the signals and the amount of power required are both reduced.Type: GrantFiled: April 24, 2006Date of Patent: September 24, 2013Assignees: Sony Corporation, Sony Electronics Inc.Inventors: Jae-Hyeong Kim, Patrick T. Chuang, Chungji Lu
-
Patent number: 7646215Abstract: A combined input and termination circuit comprises a fixed portion of impedance and a programmable portion of impedance. The fixed portion is able to be fixed in a driver mode and a termination mode. The programmable portion is able to be configured to have a desired impedance in a driver mode or a termination mode while maintaining minimum associated capacitance.Type: GrantFiled: March 24, 2008Date of Patent: January 12, 2010Assignees: Sony Corporation, Sony Electronics Inc.Inventors: Robert B. Haig, Patrick T. Chuang, Chih-Chiang Tseng, Kookhwan Kwon
-
Patent number: 7595657Abstract: Controlling on-die termination on a bi-directional single-ended data bus carrying data between a controller and a memory device. The controller and the memory device respectively include input termination pull-ups and input termination pull-downs. An enabled state is maintained for the input termination pull-downs of the controller except when data is driven on the bi-directional single ended data bus by the controller. Similarly, an enabled state is maintained for the set of input termination pull-downs of the memory device except when data is driven on the bi-directional single ended data bus by the memory device. In conjunction with this, a disabled state is maintained for the input termination pull-ups of the memory device (or controller) except when data is being received from the bi-directional single-ended data bus by the memory device (or controller).Type: GrantFiled: April 4, 2008Date of Patent: September 29, 2009Assignees: Sony Corporation, Sony Electronics Inc.Inventors: Robert Haig, Patrick T. Chuang
-
Publication number: 20090237109Abstract: A combined input and termination circuit comprises a fixed portion of impedance and a programmable portion of impedance. The fixed portion is able to be fixed in a driver mode and a termination mode. The programmable portion is able to be configured to have a desired impedance in a driver mode or a termination mode while maintaining minimum associated capacitance.Type: ApplicationFiled: March 24, 2008Publication date: September 24, 2009Inventors: Robert B. Haig, Patrick T. Chuang, Chih-Chiang Tseng, Kookhwan Kwon
-
Publication number: 20080272800Abstract: Controlling on-die termination on a bi-directional single-ended data bus carrying data between a controller and a memory device. The controller and the memory device respectively include input termination pull-ups and input termination pull-downs. An enabled state is maintained for the input termination pull-downs of the controller except when data is driven on the bi-directional single ended data bus by the controller. Similarly, an enabled state is maintained for the set of input termination pull-downs of the memory device except when data is driven on the bi-directional single ended data bus by the memory device. In conjunction with this, a disabled state is maintained for the input termination pull-ups of the memory device (or controller) except when data is being received from the bi-directional single-ended data bus by the memory device (or controller).Type: ApplicationFiled: April 4, 2008Publication date: November 6, 2008Applicants: Sony Corporation, Sony Electronics, Inc.Inventors: Robert Haig, Patrick T. Chuang
-
Patent number: 7389457Abstract: A chain of boundary scan registers is configured to use a two-phase clock signal to avoid data timing race conditions. The two-phase clock signal is generated according to a two-phase clock generator, which includes two self-timed clock pulse generators for each boundary scan register. The two-phase clock generator locally generates a self-timed clock pulse at the rising edge of a clock signal, which triggers a first stage of the boundary scan register. The two-phase clock generator also generates a self-timed clock pulse at the falling edge of the input clock signal, which triggers a second stage of the boundary scan register. The two-phase clock controlled boundary scan register includes two latches, each latch is triggered by one of the self-timed clock pulse generated locally from the rising and falling edge of the input clock signal.Type: GrantFiled: April 14, 2006Date of Patent: June 17, 2008Assignees: Sony Corporation, Sony Corporation, Inc.Inventors: Hsin-Ley Suzanne Chen, Patrick T. Chuang, Michelle Huang
-
Patent number: 7313040Abstract: A dynamic sense amplifier for static random access memory (SRAM) is provided. The dynamic sense amplifier includes a pre-amplifier configured to amplify small input signals according to a first clock signal, and a main sense-latch coupled to the pre-amplifier, wherein the main sense-latch is configured to respond to the small input signals according to a second clock signal and a third clock signal, and wherein the dynamic sense amplifier is configured to consume substantially zero direct current power.Type: GrantFiled: May 3, 2006Date of Patent: December 25, 2007Assignees: Sony Corporation, Sony Electronics, Inc.Inventors: Mu-Hsiang Huang, Jae-Hyeong Kim, Patrick T. Chuang
-
Patent number: 5121013Abstract: Electrical buffer output circuitry includes a first high branch having a high signal input terminal, a low input branch having a low input signal input terminal, and a signal output for the buffer circuitry. Either the high branch or the low branch is turned on in response to a signal at one of the input terminals, and the resistance of the turned on branch is varied as a function of time to improve the speed and noise characteristics of the buffer until the output voltage stabilizes.Type: GrantFiled: February 12, 1990Date of Patent: June 9, 1992Assignee: Advanced Micro Devices, Inc.Inventors: Patrick T. Chuang, Robert L. Yau, Bill C. Tung
-
Patent number: 4928260Abstract: A content addressable memory system includes a plurality of memory cells arranged in rows and columns in an array of N bit words by M word cells, a plurality of word lines extending through the array for addressing different words in the memory cells, each of the words comprising a plurality of adjacent cells extending in a first direction in the array, a plurality of match lines extending through the array in parallel with the word lines in the first direction, a plurality of bit lines extending through the array in a second direction perpendicular to the first direction, each of the bit lines communicating with the cells in one of the columns extending in the second direction, and a pair of registers connected to the bit lines for performing masking operations on bits in the array.Type: GrantFiled: May 11, 1988Date of Patent: May 22, 1990Assignee: Advanced Micro Devices, Inc.Inventors: Patrick T. Chuang, Robert L. Yau, Hiroshi Yoshida, Moon-Yee Wang
-
Patent number: 4890260Abstract: A content addressable memory array includes an array of M words containing bits configured in N bits for each word. One of the bits in each of the words is a settable skip bit, and during a search of the memory array, the array is examined to detect the presence therein of skip bits. If a skip bit is detected in any one of the words, that word containing the detected skip bit is eliminated from the search.Each word in the array also contains an empty bit which is used to indicate an empty word location in the array. When all empty bits are set, the array is automatically reset to empty or zero.Type: GrantFiled: May 11, 1988Date of Patent: December 26, 1989Assignee: Advanced Micro DevicesInventors: Patrick T. Chuang, Robert L. Yau, Hiroshi Yoshida, Moon-Yee Wang
-
Patent number: 4888731Abstract: A content addressable memory system includes an array of memory cells arranged in rows and columns in an array of N bit cells by M words, with N bits per word, an I/O bus having a bit capacity S which is a submultiple of N, a mode generator for generating a plurality of commands, the commands including a command write command, a data write command, a data read command, and a status read command, the command write and the status read commands being encodable in S bits or less, and multiplexing means for supplying selected ones of the commands to the I/O bus.Type: GrantFiled: May 11, 1988Date of Patent: December 19, 1989Assignee: Advanced Micro Devices, Inc.Inventors: Patrick T. Chuang, Robert L. Yau, Hiroshi Yoshida, Moon-Yee Wang
-
Patent number: 4634894Abstract: A low power, low output impedance, CMOS voltage reference with high source/sink current driving capability. A CMOS current mirror preamplifier includes matched transistor pairs having their W/L ratios scaled to reduce the level of current to the subthreshold region. A CMOS source follower output stage also has its transistors biased in the subthreshold region. Circuitry for protecting the preamplifier from the effects of supply voltage and output voltage bumps is also disclosed.Type: GrantFiled: March 4, 1985Date of Patent: January 6, 1987Assignee: Advanced Micro Devices, Inc.Inventors: Lee-Lean Shu, Tai C. Shyu, Patrick T. Chuang
-
Patent number: 4615020Abstract: A nonvolatile dynamic RAM capable of operating in a dynamic RAM mode and a second, nonvolatile mode, is disclosed. The nonvolatile dynamic RAM has a memory cell having a transfer transistor for coupling a storage capacitor having a floating gate to a bit line. The memory cell holds information by the storage of charge in the storage capacitor and also holds information by the storage of charge in the floating gate. This data can be stored and retrieved in a volatile mode and in a nonvolatile mode. The nonvolatile dynamic RAM has a plurality of these memory cells connected to a bit line which, in turn, is connected to a sense amplifier for determining the presence or absence of storage charges in the storage capacitor of a selected memory cell in the first mode, and for determining the presence or absence of storage charges in the floating gate of the selected memory cell in the second mode.Type: GrantFiled: December 6, 1983Date of Patent: September 30, 1986Assignee: Advanced Micro Devices, Inc.Inventors: Darrell D. Rinerson, Patrick T. Chuang
-
Patent number: 4611309Abstract: A non-volatile dynamic RAM circuit where each memory cell includes an access transistor, a floating gate structure, and a recall transistor connected in series between an I/O bit line and a common line. A conducting plate and storage node of the floating gate structure functions as the volatile storage element of the cell and the floating gate functions as the non-volatile storage element.Type: GrantFiled: September 24, 1984Date of Patent: September 9, 1986Assignee: Advanced Micro Devices, Inc.Inventors: Patrick T. Chuang, Ron Maltiel, Robert L. Yau
-
Patent number: 4598387Abstract: A plurality of capacitive memory elements are coupled between two pairs of bit line and return line halves. A cross-coupled MOSFET sense amplifier, configured to operate in a race mode, connects between the two bit line/return line pairs. The return line of each bit line/return line pair is coupled to the bit line of the other pair so that when any selected memory element is read to generate a data signal on the bit line half associated with that memory element, the complement of that data signal is coupled to the other bit line half via the return line to increase the signal level differential across the sense amplifier.Type: GrantFiled: September 29, 1983Date of Patent: July 1, 1986Assignee: Advanced Micro Devices, Inc.Inventors: Patrick T. Chuang, George Marr
-
Patent number: 4438346Abstract: An improved substrate bias generator is disclosed for use in a capacitive charge storage integrated circuit memory device having an external voltage supply. The generator comprises means for generating first and second timing signals, charge pumping means disposed for pumping positive charge from the substrate of the integrated circuit memory device in response to the first and second timing signals. Removal of the positive charge from the substrate polarizes the substrate at a negative potential, which is the generated bias voltage. A voltage regulation means is disposed between the output of the charge pumping means (i.e., the substrate) and the means for generating the timing signals. The voltage regulation means provides a reference potential that regulates the amount of charge pumped from the substrate as a function of the magnitude of the generated bias voltage.Type: GrantFiled: October 15, 1981Date of Patent: March 20, 1984Assignee: Advanced Micro Devices, Inc.Inventors: Patrick T. Chuang, Paul D. Keswick, Jeffrey L. Linden, Sr.
-
Patent number: 4421996Abstract: In source-clocked type of cross-coupled latch sense amplifier of a dynamic random access memory device, there is provided a sense clock that employs multiple extended dummy memory cells to provide reference timing which tracks time constants of word line, cell transfer gate, cell capacitor, and bit line, and the sense clock is further compensated over large variations of fabrication process parameters and operating conditions. The trigger and slave clock circuit are chained in series to control the timing sequence of a plurality of clocked output signals. The clocked output signals are selectively amplified and summed in parallel to generate current with an intended dynamic characteristic. The current so generated is applied to the common source electrodes of the cross-coupled latch.Type: GrantFiled: October 9, 1981Date of Patent: December 20, 1983Assignee: Advanced Micro Devices, Inc.Inventors: Patrick T. Chuang, Paul D. Keswick