Abstract: An improved memory organization system is described. The stored data is specially transformed so that a data bus can carry either a row or column vector of data equally well. The improved memory organization is contained in a computer system, where a computer processor is coupled to memory devices by a bus interface unit and a multiplex address bus to access vectors of data. The memory devices are enabled by the bus interface unit and a decoder which operate in combination to allow during each fetch that no more than one storage device per section of the data bus be enabled. Once a vector is fetched, it is sent through the data bus to the bus interface's barrel shifter where the data is properly transformed from its physical positioning to its logical positioning. The aligned vector is then sent to the computer processor. This invention is particularly well suited for manipulating pixel information. Slight variations on the present invention make it useful for both bit plane and packed pixel selectability.