Patents by Inventor Paul G. Filseth
Paul G. Filseth has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8898539Abstract: A receive path of a communications system comprises an error-correction decoder, an error-detection decoder, and a codeword adjuster. The error-correction decoder performs error-correction decoding on a received codeword to generate a valid codeword. The error-detection decoder performs error-detection decoding on the valid codeword to determine whether or not the valid codeword is the correct codeword that was transmitted. If the valid codeword is not the correct codeword, then the codeword adjuster generates an adjusted valid codeword by applying an error vector to the valid codeword. The error-detection decoder performs error-detection decoding on the adjusted valid codeword to determine whether or not the adjusted valid codeword is the correct codeword. When the error-correction decoder generates an incorrect valid codeword, adjusting the valid codeword enables the receive path to recover the correct codeword without retransmitting or re-detecting the codeword.Type: GrantFiled: September 12, 2012Date of Patent: November 25, 2014Assignee: LSI CorporationInventors: Yang Han, Shaohua Yang, Zongwang Li, Fan Zhang, Anatoli A. Bolotov, Mikhail I. Grinchuk, Paul G. Filseth, Lav D. Ivanovic
-
Publication number: 20140075264Abstract: A receive path of a communications system comprises an error-correction decoder, an error-detection decoder, and a codeword adjuster. The error-correction decoder performs error-correction decoding on a received codeword to generate a valid codeword. The error-detection decoder performs error-detection decoding on the valid codeword to determine whether or not the valid codeword is the correct codeword that was transmitted. If the valid codeword is not the correct codeword, then the codeword adjuster generates an adjusted valid codeword by applying an error vector to the valid codeword. The error-detection decoder performs error-detection decoding on the adjusted valid codeword to determine whether or not the adjusted valid codeword is the correct codeword. When the error-correction decoder generates an incorrect valid codeword, adjusting the valid codeword enables the receive path to recover the correct codeword without retransmitting or re-detecting the codeword.Type: ApplicationFiled: September 12, 2012Publication date: March 13, 2014Applicant: LSI CorporationInventors: Yang Han, Shaohua Yang, Zongwang Li, Fan Zhang, Anatoli A. Bolotov, Mikhail I. Grinchuk, Paul G. Filseth, Lav D. Ivanovic
-
Patent number: 8411853Abstract: An apparatus having a first circuit and a second circuit is disclosed. The first circuit may be configured to (i) generate second Galois Field elements by performing a first Galois Field inversion on first Galois Field elements, the first Galois Field inversion being different from a second Galois Field inversion defined by an Advanced Encryption Standard and (ii) generate third Galois Field elements by multiplying the second Galois Field elements by an inverse of a predetermined matrix. The second circuit may be configured to (i) generate fourth Galois Field elements by processing the third Galois Field elements in a current encryption round while in a non-skip mode, (ii) generate fifth Galois Field elements by multiplying the fourth Galois Field elements by the predetermined matrix and (iii) present the fifth Galois Field elements as updated versions of the first Galois Field elements in advance of a next encryption round.Type: GrantFiled: August 28, 2008Date of Patent: April 2, 2013Assignee: LSI CorporationInventors: Paul G. Filseth, Mikhail Grinchuk, Anatoli Bolotov, Lav D. Ivanovic
-
Patent number: 8359479Abstract: The present invention is a cryptoengine configured for providing countermeasures against attacks, including: an input/output (I/O) control unit, a memory, a controller, and an Arithmetic Logic Unit (ALU). The memory is communicatively coupled with the I/O control unit, receives inputs from the I/O control unit, and provides outputs to the I/O control unit based upon the received inputs. The controller is communicatively coupled with the I/O control unit for transmitting and receiving control signals. The ALU includes a plurality of storage components and computational components. The ALU is communicatively coupled with the controller and receives commands from/transmits status bits and flags to the controller. The ALU is further communicatively coupled with the memory and is configured for providing output signals to/receiving input signals from the memory. Further, the cryptoengine is configured for being communicatively coupled with a host computing device.Type: GrantFiled: July 17, 2008Date of Patent: January 22, 2013Assignee: LSI CorporationInventors: Mikhail I. Grinchuk, Anatoli A. Bolotov, Lav D. Ivanovic, Paul G. Filseth
-
Publication number: 20110255689Abstract: In one embodiment, a multi-mode Advanced Encryption Standard (MM-AES) module for a storage controller is adapted to perform interleaved processing of multiple data streams, i.e., concurrently encrypt and/or decrypt string-data blocks from multiple data streams using, for each data stream, a corresponding cipher mode that is any one of a plurality of AES cipher modes. The MM-AES module receives a string-data block with (a) a corresponding key identifier that identifies the corresponding module-cached key and (b) a corresponding control command that indicates to the MM-AES module what AES-mode-related processing steps to perform on the data block. The MM-AES module generates, updates, and caches masks to preserve inter-block information and allow the interleaved processing. The MM-AES module uses an unrolled and pipelined architecture where each processed data block moves through its processing pipeline in step with correspondingly moving key, auxiliary data, and instructions in parallel pipelines.Type: ApplicationFiled: April 15, 2010Publication date: October 20, 2011Applicant: LSI CORPORATIONInventors: Anatoli Bolotov, Mikhail I. Grinchuk, Timothy E. Hoglund, Lav D. Ivanovic, Paul G. Filseth
-
Patent number: 8023644Abstract: An architecture for a block cipher, where the architecture includes functional units that are logically reconfigurable so as to be able to both encrypt clear text into cipher text and decrypt cipher text into clear text using more than one block cipher mode based on at least one of advanced encryption standard and data encryption standard.Type: GrantFiled: October 30, 2007Date of Patent: September 20, 2011Assignee: LSI CorporationInventors: Anatoli A. Bolotov, Mikhail I. Grinchuk, Lav D. Ivanovic, Paul G. Filseth, Anton I. Sabev
-
Patent number: 8015540Abstract: The present invention is directed to a method and system of intelligent dummy filling placement to reduce inter-layer capacitance caused by overlaps of dummy filling area on successive layers. The method and system treats each consecutive pair of layers together so as to minimize dummy filling overlaps between each layer. In particular, dummy fill features on each layer may be placed in a checkerboard pattern to avoid overlaps. As such, the present invention may eliminate large overlap area of the dummy patterns on consecutive layers by utilizing intelligent dummy filling placement.Type: GrantFiled: May 30, 2008Date of Patent: September 6, 2011Assignee: LSI CorporationInventors: Kunal N. Taravade, Neal Callan, Paul G. Filseth
-
Patent number: 7961872Abstract: A circuit for implementing elliptic curve and hyperelliptic curve encryption and decryption operations, having a read only memory with no more than about two kilobytes of accessible memory, containing first programming instructions. An arithmetic logic unit has access to second programming instructions that are resident in a gate-level program disposed in the arithmetic logic unit, and is operable to receive data from no more than one input FIFO register. A microcontroller has no more than about two thousand gates, and is adapted to read the first programming instructions from the read only memory, send control signals to the arithmetic logic unit, and receive flags from the arithmetic logic unit. The arithmetic unit reads the third programming instructions, selectively performs elliptic curve and hyperelliptic curve encryption and decryption operations on the data according to the second programming instructions and the microcontroller, and sends output to no more than one output FIFO register.Type: GrantFiled: December 4, 2007Date of Patent: June 14, 2011Assignee: LSI CorporationInventors: Anatoli A. Bolotov, Mlkhail I. Grinchuk, Paul G. Filseth, Lav D. Ivanovic
-
Publication number: 20100057823Abstract: An apparatus having a first circuit and a second circuit is disclosed. The first circuit may be configured to (i) generate second Galois Field elements by performing a first Galois Field inversion on first Galois Field elements, the first Galois Field inversion being different from a second Galois Field inversion defined by an Advanced Encryption Standard and (ii) generate third Galois Field elements by multiplying the second Galois Field elements by an inverse of a predetermined matrix. The second circuit may be configured to (i) generate fourth Galois Field elements by processing the third Galois Field elements in a current encryption round while in a non-skip mode, (ii) generate fifth Galois Field elements by multiplying the fourth Galois Field elements by the predetermined matrix and (iii) present the fifth Galois Field elements as updated versions of the first Galois Field elements in advance of a next encryption round.Type: ApplicationFiled: August 28, 2008Publication date: March 4, 2010Inventors: Paul G. Filseth, Mikhail Grinchuk, Anatoli Bolotov, Lav D. Ivanovic
-
Publication number: 20100017622Abstract: The present invention is a cryptoengine configured for providing countermeasures against attacks, including: an input/output (I/O) control unit, a memory, a controller, and an Arithmetic Logic Unit (ALU). The memory is communicatively coupled with the I/O control unit, receives inputs from the I/O control unit, and provides outputs to the I/O control unit based upon the received inputs. The controller is communicatively coupled with the I/O control unit for transmitting and receiving control signals. The ALU includes a plurality of storage components and computational components. The ALU is communicatively coupled with the controller and receives commands from/transmits status bits and flags to the controller. The ALU is further communicatively coupled with the memory and is configured for providing output signals to/receiving input signals from the memory. Further, the cryptoengine is configured for being communicatively coupled with a host computing device.Type: ApplicationFiled: July 17, 2008Publication date: January 21, 2010Inventors: Mikhail I. Grinchuk, Anatoli A. Bolotov, Lav D. Ivanovic, Paul G. Filseth
-
Publication number: 20080235643Abstract: The present invention is directed to a method and system of intelligent dummy filling placement to reduce inter-layer capacitance caused by overlaps of dummy filling area on successive layers. The method and system treats each consecutive pair of layers together so as to minimize dummy filling overlaps between each layer. In particular, dummy fill features on each layer may be placed in a checkerboard pattern to avoid overlaps. As such, the present invention may eliminate large overlap area of the dummy patterns on consecutive layers by utilizing intelligent dummy filling placement.Type: ApplicationFiled: May 30, 2008Publication date: September 25, 2008Inventors: Kunal N. Taravade, Neal Callan, Paul G. Filseth
-
Patent number: 7396760Abstract: The present invention is directed to a method and system of intelligent dummy filling placement to reduce inter-layer capacitance caused by overlaps of dummy filling area on successive layers. The method and system treats each consecutive pair of layers together so as to minimize dummy filling overlaps between each layer. In particular, dummy fill features on each layer may be placed in a checkerboard pattern to avoid overlaps. As such, the present invention may eliminate large overlap area of the dummy patterns on consecutive layers by utilizing intelligent dummy filling placement.Type: GrantFiled: November 17, 2004Date of Patent: July 8, 2008Assignee: LSI CorporationInventors: Kunal N. Taravade, Neal Callan, Paul G. Filseth
-
Publication number: 20080130872Abstract: An architecture for a block cipher, where the architecture includes functional units that are logically reconfigurable so as to be able to both encrypt clear text into cipher text and decrypt cipher text into clear text using more than one block cipher mode based on at least one of advanced encryption standard and data encryption standard.Type: ApplicationFiled: October 30, 2007Publication date: June 5, 2008Applicant: LSI CorporationInventors: Anatoli A. Bolotov, Mikhail I. Grinchuk, Lav D. Ivanovic, Paul G. Filseth, Anton I. Sabev
-
Publication number: 20080130873Abstract: A circuit for implementing elliptic curve and hyperelliptic curve encryption and decryption operations, having a read only memory with no more than about two kilobytes of accessible memory, containing first programming instructions. An arithmetic logic unit has access to second programming instructions that are resident in a gate-level program disposed in the arithmetic logic unit, and is operable to receive data from no more than one input FIFO register. A microcontroller has no more than about two thousand gates, and is adapted to read the first programming instructions from the read only memory, send control signals to the arithmetic logic unit, and receive flags from the arithmetic logic unit. The arithmetic unit reads the third programming instructions, selectively performs elliptic curve and hyperelliptic curve encryption and decryption operations on the data according to the second programming instructions and the microcontroller, and sends output to no more than one output FIFO register.Type: ApplicationFiled: December 4, 2007Publication date: June 5, 2008Applicant: LSI CorporationInventors: Anatoli A. Bolotov, Mikhail I. Grinchuk, Paul G. Filseth, Lav D. Ivanovic
-
Patent number: 6934410Abstract: Local images of photolithographic masks are assigned to classes based on similarity of functions of circuits formed by the images, so that all of the images of a class can be corrected by correcting one of the members. Boundaries of photolithographic masks are corrected for diffusion of light by moving regions based on process light intensity and proximity of close connections. Boundaries are also corrected for shifting of photoactive material in photoresists by calculating the amount of shift based on light intensities at pattern points.Type: GrantFiled: June 12, 2001Date of Patent: August 23, 2005Assignee: LSI Logic CorporationInventors: Stanislav V. Aleshin, Marina M. Medvedeva, Eugeni E. Egorov, Gennady V. Belokopytov, Paul G. Filseth
-
Patent number: 6701511Abstract: A method for adjusting preliminary feature position characteristics of a preliminary mask pattern on a mask to produce a desired etch pattern on a substrate having desired feature position characteristics.Type: GrantFiled: August 13, 2001Date of Patent: March 2, 2004Assignee: LSI Logic CorporationInventors: Paul G. Filseth, Mario Garza
-
Patent number: 6611953Abstract: A mask is designed for use in a photolithographic process to offset effects of light diffraction. At least one region having a length along each edge of a mask feature is defined. Error values at selected points on the mask are derived from an aerial image of the mask features and a target light intensity measured during IC fabrication process development. A matrix is derived representing the contributions of light amplitude due to movement of each region in a direction normal to the region. The amount of movement of each region is based on least-squares fitting the linear expressions in the matrix to the error values. The amount of movement may be adjusted for movement of an adjacent region.Type: GrantFiled: June 12, 2001Date of Patent: August 26, 2003Assignee: LSI Logic CorporationInventors: Paul G. Filseth, Mario Garza