Patents by Inventor Paul I Bunyk
Paul I Bunyk has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11957065Abstract: Various techniques and apparatus permit fabrication of superconductive circuits. A superconducting integrated circuit comprising a superconducting stud via, a kinetic inductor, and a capacitor may be formed. Forming a superconducting stud via in a superconducting integrated circuit may include masking with a hard mask and masking with a soft mask. Forming a superconducting stud via in a superconducting integrated circuit may include depositing a dielectric etch stop layer. Interlayer misalignment in the fabrication of a superconducting integrated circuit may be measured by an electrical vernier. Interlayer misalignment in the fabrication of a superconducting integrated circuit may be measured by a chain of electrical verniers and a Wheatstone bridge. A superconducting integrated circuit with three or more metal layers may include an enclosed, matched, on-chip transmission line. A metal wiring layer in a superconducting integrated circuit may be encapsulated.Type: GrantFiled: May 17, 2021Date of Patent: April 9, 2024Assignee: 1372934 B.C. LTD.Inventors: Shuiyuan Huang, Byong H. Oh, Douglas P. Stadtler, Edward G. Sterpka, Paul I. Bunyk, Jed D. Whittaker, Fabio Altomare, Richard G. Harris, Colin C. Enderud, Loren J. Swenson, Nicolas C. Ladizinsky, Jason J. Yao, Eric G. Ladizinsky
-
Publication number: 20240086748Abstract: The systems, devices, articles, and methods described herein generally relate to analog computers, for example quantum processors comprising qubits, couplers, and, or cavities. Analog computers, for example quantum processor based computers, are the subject of various sources of error which can hinder operation, potentially reducing computational accuracy and speed. Sources of error can be broadly characterized, for example as i) a background susceptibility do to inherently characteristics of the circuitry design, ii) as an h/J ratio imbalance, iii) bit flip errors, iv) fidelity, and v) Anderson localization, and various combinations of the aforesaid.Type: ApplicationFiled: September 13, 2023Publication date: March 14, 2024Inventors: Paul I. Bunyk, James King, Murray C. Thom, Mohammad H. Amin, Anatoly Smirnov, Sheir Yarkoni, Trevor M. Lanting, Andrew D. King, Kelly T. R. Boothby
-
Patent number: 11930721Abstract: Various techniques and apparatus permit fabrication of superconductive circuits. A niobium/aluminum oxide/niobium trilayer may be formed and individual Josephson Junctions (JJs) formed. A protective cap may protect a JJ during fabrication. A hybrid dielectric may be formed. A superconductive integrated circuit may be formed using a subtractive patterning and/or additive patterning. A superconducting metal layer may be deposited by electroplating and/or polished by chemical-mechanical planarization. The thickness of an inner layer dielectric may be controlled by a deposition process. A substrate may include a base of silicon and top layer including aluminum oxide. Depositing of superconducting metal layer may be stopped or paused to allow cooling before completion. Multiple layers may be aligned by patterning an alignment marker in a superconducting metal layer.Type: GrantFiled: May 8, 2020Date of Patent: March 12, 2024Assignee: 1372934 B.C. LTD.Inventors: Eric Ladizinsky, Jeremy P. Hilton, Byong Hyop Oh, Paul I. Bunyk
-
Publication number: 20240070510Abstract: Programmable components of a quantum processor may be selectively programmed using digital to analog converters (DACs). A DAC with a first stage and a second stage and first and second quantum flux parametron (OFF) loops galvanically coupled to and extending from a respective one of the first stage and the second stage is discussed. The first stage has a first storage loop interrupted by a first Josephson junction and an interface for communicating with an external component. The second stage has a second storage loop interrupted by a second Josephson junction, the second storage loop galvanically coupled to the first storage loop, the first Josephson junction and the second Josephson junction coupled in series to a first control line. A method of loading flux quanta into targeted DAC stages is also discussed.Type: ApplicationFiled: January 11, 2022Publication date: February 29, 2024Inventors: Min Jan Tsai, Colin C. Enderud, Reza Molavi, Paul I. Bunyk
-
Patent number: 11797874Abstract: The systems, devices, articles, and methods described herein generally relate to analog computers, for example quantum processors comprising qubits, couplers, and, or cavities. Analog computers, for example quantum processor based computers, are the subject of various sources of error which can hinder operation, potentially reducing computational accuracy and speed. Sources of error can be broadly characterized, for example as i) a background susceptibility do to inherently characteristics of the circuitry design, ii) as an h/J ratio imbalance, iii) bit flip errors, iv) fidelity, and v) Anderson localization, and various combinations of the aforesaid.Type: GrantFiled: July 28, 2021Date of Patent: October 24, 2023Assignee: 1372934 B.C. LTD.Inventors: Paul I. Bunyk, James King, Murray C. Thom, Mohammad H. Amin, Anatoly Smirnov, Sheir Yarkoni, Trevor M. Lanting, Andrew D. King, Kelly T. R. Boothby
-
Publication number: 20230297869Abstract: A superconducting integrated circuit has a first superconducting device with a first superconducting loop, where the first superconducting loop has a first superconducting trace in a first layer of the superconducting integrated circuit, and a second superconducting device with a second superconducting loop, where the second superconducting loop has a second superconducting trace in a second layer. The first superconducting loop crosses the second superconducting loop in a crossing region. At least a portion of each of the first and the second superconducting trace inside the crossing region is narrower than at least a portion of each of the traces outside the crossing region, and follows a respective circuitous path which is inductively proximate to at least a portion of the other path.Type: ApplicationFiled: June 29, 2021Publication date: September 21, 2023Inventors: Paul I. Bunyk, Reza Molavi, Kelly T.R. Boothby, Mark H. Volkmann
-
Patent number: 11730066Abstract: Approaches useful to operation of scalable processors with ever larger numbers of logic devices (e.g., qubits) advantageously take advantage of QFPs, for example to implement shift registers, multiplexers (i.e., MUXs), de-multiplexers (i.e., DEMUXs), and permanent magnetic memories (i.e., PMMs), and the like, and/or employ XY or XYZ addressing schemes, and/or employ control lines that extend in a “braided” pattern across an array of devices. Many of these described approaches are particularly suited for implementing input to and/or output from such processors. Superconducting quantum processors comprising superconducting digital-analog converters (DACs) are provided. The DACs may use kinetic inductance to store energy via thin-film superconducting materials and/or series of Josephson junctions, and may use single-loop or multi-loop designs. Particular constructions of energy storage elements are disclosed, including meandering structures.Type: GrantFiled: August 11, 2021Date of Patent: August 15, 2023Assignee: 1372934 B.C. LTD.Inventors: Mark W. Johnson, Paul I. Bunyk, Andrew J. Berkley, Richard G. Harris, Kelly T. R. Boothby, Loren J. Swenson, Emile M. Hoskinson, Christopher B. Rich, Jan E. S. Johansson
-
Publication number: 20230143506Abstract: Approaches useful to operation of scalable processors with ever larger numbers of logic devices (e.g., qubits) advantageously take advantage of QFPs, for example to implement shift registers, multiplexers (i.e., MUXs), de-multiplexers (i.e., DEMUXs), and permanent magnetic memories (i.e., PMMs), and the like, and/or employ XY or XYZ addressing schemes, and/or employ control lines that extend in a “braided” pattern across an array of devices. Many of these described approaches are particularly suited for implementing input to and/or output from such processors. Superconducting quantum processors comprising superconducting digital-analog converters (DACs) are provided. The DACs may use kinetic inductance to store energy via thin-film superconducting materials and/or series of Josephson junctions, and may use single-loop or multi-loop designs. Particular constructions of energy storage elements are disclosed, including meandering structures.Type: ApplicationFiled: August 11, 2021Publication date: May 11, 2023Inventors: Mark W. Johnson, Paul I. Bunyk, Andrew J. Berkley, Richard G. Harris, Kelly T. R. Boothby, Loren J. Swenson, Emile M. Hoskinson, Christopher B. Rich, Jan E. S. Johansson
-
Publication number: 20230027682Abstract: An analog computing system having a qubit which is provided with inductors positioned near to the qubit's Josephson junctions and inductors positioned far from the qubit's Josephson junctions. The near inductors exhibit capacitance-reducing behavior and the far inductors exhibit capacitance-increasing behavior as their respective inductances are increased. Near and far inductors can be tuned to homogenize the capacitance of the qubit across a range of programmable states based on predicted and target capacitance for the qubit. The inductors may be tuned to homogenize both capacitance and inductance.Type: ApplicationFiled: December 15, 2020Publication date: January 26, 2023Inventors: Reza Molavi, Mark H. Volkmann, Emile M. Hoskinson, Richard G. Harris, Trevor M. Lanting, Paul I. Bunyk, Andrew J. Berkley
-
Patent number: 11526463Abstract: Analog processors for solving various computational problems are provided. Such analog processors comprise a plurality of quantum devices, arranged in a lattice, together with a plurality of coupling devices. The analog processors further comprise bias control systems each configured to apply a local effective bias on a corresponding quantum device. A set of coupling devices in the plurality of coupling devices is configured to couple nearest-neighbor quantum devices in the lattice. Another set of coupling devices is configured to couple next-nearest neighbor quantum devices. The analog processors further comprise a plurality of coupling control systems each configured to tune the coupling value of a corresponding coupling device in the plurality of coupling devices to a coupling. Such quantum processors further comprise a set of readout devices each configured to measure the information from a corresponding quantum device in the plurality of quantum devices.Type: GrantFiled: June 23, 2021Date of Patent: December 13, 2022Assignee: D-WAVE SYSTEMS INC.Inventors: Alexander Maassen van den Brink, Peter Love, Mohammad H. S. Amin, Geordie Rose, David Grant, Miles F. H. Steininger, Paul I. Bunyk, Andrew J. Berkley
-
Patent number: 11514223Abstract: Systems and methods are described to accurately extract device parameters and optimize the design of macroscopic superconducting structures, for example qubits. This method presents the advantage of reusing existing plaquettes to simulate different processor topologies. The physical elements of a qubits are extracted via plurality of plaquettes. Each plaquette contains at least one physical element of the qubit design and has two ports on each side. Each plaquette is concatenated to at least one other plaquette via two ports. The values of inductance (L), capacitance (C) and mutual inductance (M) and quantum critical point of the qubit design can be computed. Changing the physical elements of the qubit design and iterating the method allows to effortlessly refine the qubit design.Type: GrantFiled: October 12, 2020Date of Patent: November 29, 2022Assignee: D-WAVE SYSTEMS INC.Inventors: Reza Molavi, Mark H. Volkmann, Paul I. Bunyk
-
Patent number: 11507871Abstract: Topologies for analog computing systems may include cells of qubits which may implement a tripartite graph and cross substantially orthogonally. Qubits may have an H-shape or an l-shape, qubits may change direction within a cell. Topologies may be comprised of two or more different sub-topologies. Qubits may be communicatively coupled to non-adjacent cells by long-range couplers. Long-range couplers may change direction within a cell. A cell may have two or more different type of long-range couplers. A cell may have shifted qubits, more than one type of inter-cell couplers, more than one type of intra-cell couplers and long-range couplers.Type: GrantFiled: June 7, 2017Date of Patent: November 22, 2022Assignee: D-WAVE SYSTEMS INC.Inventors: Kelly T. R. Boothby, Paul I. Bunyk
-
Patent number: 11494683Abstract: Josephson junctions (JJ) may replace primary inductance of transformers to realize galvanic coupling between qubits, advantageously reducing size. A long-range symmetric coupler may include a compound JJ (CJJ) positioned at least approximately at a half-way point along the coupler to advantageously provide a higher energy of a first excited state than that of an asymmetric long-range coupler. Quantum processors may include qubits and couplers with a non-stoquastic Hamiltonian to enhance multi-qubit tunneling during annealing. Qubits may include additional shunt capacitances, e.g., to increase overall quality of a total capacitance and improve quantum coherence. A sign and/or magnitude of an effective tunneling amplitude ?eff of a qubit characterized by a double-well potential energy may advantageously be tuned. Sign-tunable electrostatic coupling of qubits may be implemented, e.g., via resonators, and LC-circuits. YY couplings may be incorporated into a quantum anneaier (e.g., quantum processor).Type: GrantFiled: December 19, 2018Date of Patent: November 8, 2022Assignee: D-WAVE SYSTEMS INC.Inventors: Mohammad H. Amin, Paul I. Bunyk, Trevor M. Lanting, Chunqing Deng, Anatoly Smirnov, Kelly T. R. Boothby, Emile M. Hoskinson, Christopher B. Rich
-
Publication number: 20220253740Abstract: A digital processor simulates a quantum computing system by implementing a QPU model including a set of representation models and a device connectivity representation to simulate a quantum processor design or a physical quantum processor. The digital processor receives an analog waveform and generates a digital waveform representation comprising a set of waveform values that correspond to biases applied to programmable devices in a quantum processor. The digital processor selects a subset of waveform values based on channels in the device connectivity representation. The digital processor implements a representation model to compute a response based on the waveform values and a plurality of physical parameter values, the physical parameters characterizing a programmable device in a quantum processor.Type: ApplicationFiled: July 10, 2020Publication date: August 11, 2022Inventors: Mark W. Johnson, Mauricio Reis Filho, Mark H. Volkmann, Ilya V. Perminov, Paul I. Bunyk
-
Publication number: 20220020913Abstract: Apparatus and methods enable active compensation for unwanted discrepancies in the superconducting elements of a quantum processor. A qubit may include a primary compound Josephson junction (CJJ) structure, which may include at least a first secondary CJJ structure to enable compensation for Josephson junction asymmetry in the primary CJJ structure. A qubit may include a series LC-circuit coupled in parallel with a first CJJ structure to provide a tunable capacitance. A qubit control system may include means for tuning inductance of a qubit loop, for instance a tunable coupler inductively coupled to the qubit loop and controlled by a programming interface, or a CJJ structure coupled in series with the qubit loop and controlled by a programming interface.Type: ApplicationFiled: May 25, 2021Publication date: January 20, 2022Inventors: Richard G. Harris, Andrew J. Berkley, Jan Johansson, Mark Johnson, Mohammad Amin, Paul I. Bunyk
-
Publication number: 20220019929Abstract: The systems, devices, articles, and methods described herein generally relate to analog computers, for example quantum processors comprising qubits, couplers, and, or cavities. Analog computers, for example quantum processor based computers, are the subject of various sources of error which can hinder operation, potentially reducing computational accuracy and speed. Sources of error can be broadly characterized, for example as i) a background susceptibility do to inherently characteristics of the circuitry design, ii) as an h/J ratio imbalance, iii) bit flip errors, iv) fidelity, and v) Anderson localization, and various combinations of the aforesaid.Type: ApplicationFiled: July 28, 2021Publication date: January 20, 2022Inventors: Paul I. Bunyk, James King, Murray C. Thom, Mohammad H. Amin, Anatoly Smirnov, Sheir Yarkoni, Trevor M. Lanting, Andrew D. King, Kelly T. R. Boothby
-
Publication number: 20210384406Abstract: Various techniques and apparatus permit fabrication of superconductive circuits. A superconducting integrated circuit comprising a superconducting stud via, a kinetic inductor, and a capacitor may be formed. Forming a superconducting stud via in a superconducting integrated circuit may include masking with a hard mask and masking with a soft mask. Forming a superconducting stud via in a superconducting integrated circuit may include depositing a dielectric etch stop layer. Interlayer misalignment in the fabrication of a superconducting integrated circuit may be measured by an electrical vernier. Interlayer misalignment in the fabrication of a superconducting integrated circuit may be measured by a chain of electrical verniers and a Wheatstone bridge. A superconducting integrated circuit with three or more metal layers may include an enclosed, matched, on-chip transmission line. A metal wiring layer in a superconducting integrated circuit may be encapsulated.Type: ApplicationFiled: May 17, 2021Publication date: December 9, 2021Inventors: Shuiyuan Huang, Byong H. Oh, Douglas P. Stadtler, Edward G. Sterpka, Paul I. Bunyk, Jed D. Whittaker, Fabio Altomare, Richard G. Harris, Colin C. Enderud, Loren J. Swenson, Nicolas C. Ladizinsky, Jason J. Yao, Eric G. Ladizinsky
-
Publication number: 20210342289Abstract: Analog processors for solving various computational problems are provided. Such analog processors comprise a plurality of quantum devices, arranged in a lattice, together with a plurality of coupling devices. The analog processors further comprise bias control systems each configured to apply a local effective bias on a corresponding quantum device. A set of coupling devices in the plurality of coupling devices is configured to couple nearest-neighbor quantum devices in the lattice. Another set of coupling devices is configured to couple next-nearest neighbor quantum devices. The analog processors further comprise a plurality of coupling control systems each configured to tune the coupling value of a corresponding coupling device in the plurality of coupling devices to a coupling. Such quantum processors further comprise a set of readout devices each configured to measure the information from a corresponding quantum device in the plurality of quantum devices.Type: ApplicationFiled: June 23, 2021Publication date: November 4, 2021Inventors: Alexander Maassen van den Brink, Peter Love, Mohammad H.S. Amin, Geordie Rose, David Grant, Miles F.H. Steininger, Paul I. Bunyk, Andrew J. Berkley
-
Patent number: 11127893Abstract: Approaches useful to operation of scalable processors with ever larger numbers of logic devices (e.g., qubits) advantageously take advantage of QFPs, for example to implement shift registers, multiplexers (i.e., MUXs), de-multiplexers (i.e., DEMUXs), and permanent magnetic memories (i.e., PMMs), and the like, and/or employ XY or XYZ addressing schemes, and/or employ control lines that extend in a “braided” pattern across an array of devices. Many of these described approaches are particularly suited for implementing input to and/or output from such processors. Superconducting quantum processors comprising superconducting digital-analog converters (DACs) are provided. The DACs may use kinetic inductance to store energy via thin-film superconducting materials and/or series of Josephson junctions, and may use single-loop or multi-loop designs. Particular constructions of energy storage elements are disclosed, including meandering structures.Type: GrantFiled: May 3, 2017Date of Patent: September 21, 2021Assignee: D-WAVE SYSTEMS INC.Inventors: Mark W. Johnson, Paul I. Bunyk, Andrew J. Berkley, Richard G. Harris, Kelly T. R. Boothby, Loren J. Swenson, Emile M. Hoskinson, Christopher B. Rich, Jan E. S. Johansson
-
Patent number: 11100418Abstract: The systems, devices, articles, and methods described herein generally relate to analog computers, for example quantum processors comprising qubits, couplers, and, or cavities. Analog computers, for example quantum processor based computers, are the subject of various sources of error which can hinder operation, potentially reducing computational accuracy and speed. Sources of error can be broadly characterized, for example as i) a background susceptibility do to inherently characteristics of the circuitry design, ii) as an h/J ratio imbalance, iii) bit flip errors, iv) fidelity, and v) Anderson localization, and various combinations of the aforesaid.Type: GrantFiled: February 14, 2019Date of Patent: August 24, 2021Assignee: D-WAVE SYSTEMS INC.Inventors: Paul I. Bunyk, James King, Murray C. Thom, Mohammad H. Amin, Anatoly Yu Smirnov, Sheir Yarkoni, Trevor M. Lanting, Andrew D. King, Kelly T. R. Boothby