Patents by Inventor Paul J. Lemmon
Paul J. Lemmon has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8843767Abstract: A method for providing security for plaintext data being transferred between units in a computer system includes steps of dividing a memory into a series of addressable locations, each of the addressable locations having an address at which can be stored version information, a data authentication tag, and ciphertext corresponding to the plaintext. The system retrieves the ciphertext, the version information, and the data authentication tag, and generates encryption keys for decrypting the information stored at the address. If the data authentication tag indicates the plaintext data are valid, then the system provides the decrypted plaintext to the requestor, or encrypts new plaintext data and stores the corresponding ciphertext with new authentication and version information at the first address.Type: GrantFiled: December 20, 2012Date of Patent: September 23, 2014Assignee: The Boeing CompanyInventors: Laszlo Hars, Paul J. Lemmon, Donald Matthews
-
Patent number: 8839001Abstract: A system for providing high security for data stored in memories in computer systems is disclosed. A different encryption key is used for every memory location, and a write counter hides rewriting of the same data to a given location. As a result, the data for every read or write transaction between the microprocessor and the memory is encrypted differently for each transaction for each address, thereby providing a high level of security for the data stored.Type: GrantFiled: December 30, 2011Date of Patent: September 16, 2014Assignee: The Boeing CompanyInventors: Edward C. King, Paul J. Lemmon, Laszlo Hars
-
Publication number: 20130013934Abstract: A system for providing high security for data stored in memories in computer systems is disclosed. A different encryption key is used for every memory location, and a write counter hides rewriting of the same data to a given location. As a result, the data for every read or write transaction between the microprocessor and the memory is encrypted differently for each transaction for each address, thereby providing a high level of security for the data stored.Type: ApplicationFiled: December 30, 2011Publication date: January 10, 2013Applicant: CPU Technology, Inc.Inventors: Edward C. King, Paul J. Lemmon, Laszlo Hars
-
Patent number: 6807609Abstract: A computer system is adapted to transfer write data from a central processing unit to one of a plurality of memory modules in a memory array by transferring a block of write data to a memory control logic device. The memory control logic device transfers the block of data in a plurality of data bursts interspaced by a preselected number of bus cycles. During the interspaced preselected number of bus cycles, the memory control logic device sends pending read commands to an available memory module thereby overlapping read and write operations on the memory bus, thus, lowering memory read latency.Type: GrantFiled: May 25, 1993Date of Patent: October 19, 2004Assignee: Hewlett-Packard Development Company, L.P.Inventors: Paul J. Lemmon, Raj Ramanujan
-
Publication number: 20040179247Abstract: A digital copier and method of processing images in which the images are manipulated and processed utilizing smaller blocks of the image. By working with smaller blocks, the image processing may begin before an entire image is scanned or before the entire image is loaded into a memory or buffer. Further, when printing, the start of the printing process may begin as soon as a row of the smaller blocks is completed without waiting for the generation of the entire manipulated image. The blocks are preferably an integral multiple of the size of a size of a direct memory access buffer, or alternatively, are of a size which may be divided into the size of the direct memory access buffer an integral number of times or are a multiple of the size of the direct memory access buffer.Type: ApplicationFiled: March 23, 2004Publication date: September 16, 2004Inventors: Shingo Yamaguchi, Paul J. Lemmon, Sudhindra Nath Mishra
-
Patent number: 6757447Abstract: A digital copier and method of processing images in which the images are manipulated and processed utilizing smaller blocks of the image. By working with smaller blocks, the image processing may begin before an entire image is scanned or before the entire image is loaded into a memory or buffer. Further, when printing, the start of the printing process may begin as soon as a row of the smaller blocks is completed without waiting for the generation of the entire manipulated image. The blocks are preferably an integral multiple of the size of a size of a direct memory access buffer, or alternatively, are of a size which may be divided into the size of the direct memory access buffer an integral number of times or are a multiple of the size of the direct memory access buffer.Type: GrantFiled: August 16, 2002Date of Patent: June 29, 2004Assignees: Ricoh Company, Ltd., Logic PlussPlus, Inc.Inventors: Shingo Yamaguchi, Paul J. Lemmon, Sudhindra Nath Mishra
-
Publication number: 20020191865Abstract: A digital copier and method of processing images in which the images are manipulated and processed utilizing smaller blocks of the image. By working with smaller blocks, the image processing may begin before an entire image is scanned or before the entire image is loaded into a memory or buffer. Further, when printing, the start of the printing process may begin as soon as a row of the smaller blocks is completed without waiting for the generation of the entire manipulated image. The blocks are preferably an integral multiple of the size of a size of a direct memory access buffer, or alternatively, are of a size which may be divided into the size of the direct memory access buffer an integral number of times or are a multiple of the size of the direct memory access buffer.Type: ApplicationFiled: August 16, 2002Publication date: December 19, 2002Inventors: Shingo Yamaguchi, Paul J. Lemmon, Sudhindra Nath Mishra
-
Patent number: 6470098Abstract: A digital copier and method of processing images in which the images are manipulated and processed utilizing smaller blocks of the image. By working with smaller blocks, the image processing may begin before an entire image is scanned or before the entire image is loaded into a memory or buffer. Further, when printing, the start of the printing process may begin as soon as a row of the smaller blocks is completed without waiting for the generation of the entire manipulated image. The blocks are preferably an integral multiple of the size of a size of a direct memory access buffer, or alternatively, are of a size which may be divided into the size of the direct memory access buffer an integral number of times or are a multiple of the size of the direct memory access buffer.Type: GrantFiled: August 3, 2001Date of Patent: October 22, 2002Assignees: Ricoh Company, Ltd., Logic Plus Plus, Inc.Inventors: Shingo Yamaguchi, Paul J. Lemmon, Sudhindra Nath Mishra
-
Patent number: 6330374Abstract: A digital copier and method of processing images in which the images are manipulated and processed utilizing smaller blocks of the image. By working with smaller blocks, the image processing may begin before an entire image is scanned or before the entire image is loaded into a memory or buffer. Further, when printing, the start of the printing process may begin as soon as a row of the smaller blocks is completed without waiting for the generation of the entire manipulated image. The blocks are preferably an integral multiple of the size of a size of a direct memory access buffer, or alternatively, are of a size which may be divided into the size of the direct memory access buffer an integral number of times or are a multiple of the size of the direct memory access buffer.Type: GrantFiled: November 13, 1998Date of Patent: December 11, 2001Assignees: Ricoh Company, Ltd., Logic Plus Plus, Inc.Inventors: Shingo Yamaguchi, Paul J. Lemmon, Sudhindra Nath Mishra
-
Publication number: 20010043758Abstract: A digital copier and method of processing images in which the images are manipulated and processed utilizing smaller blocks of the image. By working with smaller blocks, the image processing may begin before an entire image is scanned or before the entire image is loaded into a memory or buffer. Further, when printing, the start of the printing process may begin as soon as a row of the smaller blocks is completed without waiting for the generation of the entire manipulated image. The blocks are preferably an integral multiple of the size of a size of a direct memory access buffer, or alternatively, are of a size which may be divided into the size of the direct memory access buffer an integral number of times or are a multiple of the size of the direct memory access buffer.Type: ApplicationFiled: August 3, 2001Publication date: November 22, 2001Applicant: Ricoh Company, Ltd.Inventors: Shingo Yamaguchi, Paul J. Lemmon, Sudhindra Nath Mishra
-
Patent number: 5278974Abstract: The bandwidth of a first bus and a second bus, unequal due to differences in protocol overheads and cycle times between the buses, are equalized without sacrificing any bandwidth on the lower bandwidth bus and without introducing any buffering in a control logic device. The control logic device equalizes the bandwidths of the buses by instructing a device coupled to the second bus to insert a partial dead bus cycle in a read transmission thereby dynamically adjusting read timing on the second bus when the second bus is heavily loaded.Type: GrantFiled: December 4, 1989Date of Patent: January 11, 1994Assignee: Digital Equipment CorporationInventors: Paul J. Lemmon, Raj Ramanujan, Jay C. Stickney