Patents by Inventor Paul J. Tsang
Paul J. Tsang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11950036Abstract: An electronic device can include a housing defining an aperture and a display positioned in the aperture. The display and the housing can define an internal volume in which a speaker assembly is positioned. The speaker assembly can include a speaker module and a speaker enclosure in fluid communication, with the speaker enclosure at least partially defining a speaker volume.Type: GrantFiled: February 7, 2023Date of Patent: April 2, 2024Assignee: APPLE INC.Inventors: Paul X. Wang, Chanjuan Feng, Christopher Wilk, Dinesh C. Mathew, Keith J. Hendren, Stuart M. Nevill, Daniel K. Boothe, Nicholas A Rundle, Simon S. Lee, Xiang Zhang, Thomas H. Tsang, Rebecca J. Mikolajczyk
-
Patent number: 5340775Abstract: A SiCr microfuse, deletable either by electrical voltage pulses or by laser pulses, for rerouting the various components in an integrated circuit, as where redundancy in array structures is implemented, and the method of fabricating same, at any wiring level of the chip, by utilizing a direct resist masking of the SiCr fuse layer to eliminate problems of mask damage and residual metal adjacent the fuse.Type: GrantFiled: November 9, 1993Date of Patent: August 23, 1994Assignee: International Business Machines CorporationInventors: Roy A. Carruthers, Fernand J. Dorleans, John A. Fitzsimmons, Richard Flitsch, James A. Jubinsky, Gerald R. Larsen, Geraldine C. Schwartz, Paul J. Tsang, Robert W. Zielinski
-
Patent number: 5285099Abstract: A SiCr microfuse, deletable either by electrical voltage pulses or by laser pulses, for rerouting the various components in an integrated circuit, as where redundancy in array structures is implemented, and the method of fabricating same, at any wiring level of the chip, by utilizing a direct resist masking of the SiCr fuse layer to eliminate problems of mask damage and residual metal adjacent the fuse.Type: GrantFiled: December 15, 1992Date of Patent: February 8, 1994Assignee: International Business Machines CorporationInventors: Roy A. Carruthers, Fernand J. Dorleans, John A. Fitzsimmons, Richard Flitsch, James A. Jubinsky, Gerald R. Larsen, Geraldine C. Schwartz, Paul J. Tsang, Robert W. Zielinski
-
Patent number: 5241203Abstract: A lightly doped drain, field effect transistor with an inverted "T"-gate structure has a gate electrode disposed on a polysilicon pad in a stack opening. The inner edge of a lightly-doped source and drain region is aligned with the gate electrode and its outer edge is aligned with an edge of the polysilicon pad. The inner edge of a heavily-doped source and drain region is aligned with the edge of the edge of the polysilicon pad and its outer edge is aligned with the wall surface that forms the opening. The inner edge of a source and drain contact region is aligned with the wall and extends under the stack.Type: GrantFiled: January 22, 1992Date of Patent: August 31, 1993Assignee: International Business Machines CorporationInventors: Louis L. Hsu, Seiki Ogura, Joseph F. Shepard, Paul J. Tsang
-
Patent number: 5120668Abstract: A method of forming an LDD field effect transistor with an inverted "T"-gate structure in which consecutive, conformal layers of polysilicon, metal and nitride or oxide are deposited to fill the recess in a composite interconnect layer on top of a trench isolated region of a semiconductor substrate. These conformal layers successively decrease in thickness and are selectively etched in two steps to form a self-aligned inverted T structure. A first reactive ion etch (RIE) step preferentially etches the exposed outer polysilicon to a certain depth. During a second step RIE the polysilicon layer is completely etched down to the a gate oxide surface and the metal layer is preferentially etched so that subtends only the remaining nitride or oxide cap.Type: GrantFiled: July 10, 1991Date of Patent: June 9, 1992Assignee: IBM CorporationInventors: Louis L. Hsu, Seiki Ogura, Joseph F. Shepard, Paul J. Tsang
-
Patent number: 5015594Abstract: A method of forming a semiconductor device on a body of semiconductor material having a first doped region of a first conductivity type, comprising the steps of: forming a stud over the first doped region; using the stud as a mask to form a second doped region of a second conductivity type in the surface of the first doped region adjoining the stud; forming a sidewall of insulating material on the stud; forming a first device contact within the sidewall; and forming a second device contact over the second doped region adjoining the sidewall, such that the first and second electrical contacts are separated by the sidewall.In accordance with an embodiment of the present invention, the step of forming the second device contact includes the steps of forming a layer of conductive material generally conformally over the first doped region and the stud, and then planarizing the layer of conductive material to a height equal to or less than that of the sidewalls.Type: GrantFiled: October 24, 1988Date of Patent: May 14, 1991Assignee: International Business Machines CorporationInventors: Shao-Fu S. Chu, San-Mei Ku, Russell C. Lange, Joseph F. Shephard, Paul J. Tsang, Wen-Yuan Wang
-
Patent number: 4960717Abstract: A novel method of employing selective epitaxial growth, in which interdevice isolation is intrinsically formed. Problems stemming from formation of all active device elements within selective epitaxial growth regions are addressed. Additionally, there is shown a novel transistor array formed according to the method of the invention.Type: GrantFiled: August 19, 1988Date of Patent: October 2, 1990Assignee: International Business Machines CorporationInventors: Victor J. Silvestri, Paul J. Tsang
-
Patent number: 4908691Abstract: A novel method of employing selective epitaxial growth, in which interdevice isolation is intrinsically formed. Problems stemming from formation of all active device elements within selective epitaxial growth regions are addressed. Additionally, there is shown a novel transistor array formed according to the method of the invention.Type: GrantFiled: October 9, 1987Date of Patent: March 13, 1990Assignee: International Business Machines CorporationInventors: Victor J. Silvestri, Paul J. Tsang
-
Patent number: 4728624Abstract: A novel method of employing selective epitaxial growth, in which interdevice isolation is intrinsically formed. Problems stemming from formation of all active device elements within selective epitaxial growth regions are addressed. Additionally, there is shown a novel transistor array formed according to the method of the invention.Type: GrantFiled: October 31, 1985Date of Patent: March 1, 1988Assignee: International Business Machines CorporationInventors: Victor J. Silvestri, Paul J. Tsang
-
Patent number: 4583106Abstract: The lateral transistor is described which has both its base width and the emitter region of the transistor minimized. This minimization of the elements of the lateral transistor gives high performance. The lateral transistor which may be typically PNP transistor is formed in a monocrystalline semiconductor body having a buried N+ region within the body. A P type emitter region is located in the body. An N type base region is located around the side periphery of the emitter region. A P type collector region is located in the body surrounding the periphery of the base region. A first P+ polycrystalline silicon layer acting as an emitter contact for the emitter region is in physical and electrical contact with the emitter region and acts as its electrical contact. A second P+ polycrystalline silicon layer is located on the surface of the body to make physical and electrical contact with the collector region.Type: GrantFiled: July 15, 1985Date of Patent: April 15, 1986Assignee: International Business Machines CorporationInventors: Narasipur G. Anantha, Jacob Riseman, Paul J. Tsang
-
Patent number: 4546536Abstract: The lateral transistor is described which has both its base width and the emitter region of the transistor minimized. This minimization of the elements of the lateral transistor gives high performance. The lateral transistor which may be typically PNP transistor is formed in a monocrystalline semiconductor body having a buried N+ region within the body. A P type emitter region is located in the body. An N type base region is located around the side periphery of the emitter region. A P type collector region is located in the body surrounding the periphery of the base region. A first P+ polycrystalline silicon layer acting as an emitter contact for the emitter region is in physical and electrical contact with the emitter region and acts as its electrical contact. A second P+ polycrystalline silicon layer is located on the surface of the body to make physical and electrical contact with the collector region.Type: GrantFiled: August 4, 1983Date of Patent: October 15, 1985Assignee: International Business Machines CorporationInventors: Narasipur G. Anantha, Jacob Riseman, Paul J. Tsang
-
Patent number: 4510676Abstract: A method for making a lateral PNP transistor simultaneously with an NPN transistor and the resultant device wherein a first mask defines a base-width by the resistor implant for a P-type resistor and a second mask is overlaid asymmetrically on said first mask to partially cover the collector. At the same time that the NPN extrinsic base contact is made, P-type dopants are introduced in the areas exposed by the first and second masks to provide an emitter and a collector contact for the PNP transistor.Type: GrantFiled: December 6, 1983Date of Patent: April 16, 1985Assignee: International Business Machines, CorporationInventors: Narasipur G. Anantha, Santosh P. Gaur, Yi-Shiou Huang, Paul J. Tsang
-
Patent number: 4492008Abstract: A high performance lateral transistor may be fabricated by first providing a monocrystalline semiconductor body having a principal surface and where the desired transistor is a PNP transistor, a buried N+ region with an N+ reach-through connecting the buried region to said principal surface. The collector region of the transistor is formed into the surface by blanket diffusing P type impurities into the desired region. An insulating layer is formed upon the top surface of the semiconductor body. An opening is made in the insulating layer where the groove or channel-emitter contact is desired. An etching of a substantially vertical walled groove into the monocrystalline semiconductor body using the patterned insulating layer as the etching mask. An N base diffusion is carried out to produce as N region around the periphery of the opening in the body. Oxygen is then ion implanted into the bottom of the groove to form a silicon dioxide region at the bottom of the groove.Type: GrantFiled: August 4, 1983Date of Patent: January 8, 1985Assignee: International Business Machines CorporationInventors: Narasipur G. Anantha, Tak H. Ning, Paul J. Tsang
-
Patent number: 4442589Abstract: A transistor and method of forming the same are disclosed. A thick mesa of dielectric material is grown on a semiconductor substrate and two or more layers of polycrystalline silicon grown on the vertical sides of the mesa serve a masking function to define the gate region of the transistor with high accuracy. The mesa and the two or more polycrystalline layers remain in the final device.Type: GrantFiled: March 5, 1981Date of Patent: April 17, 1984Assignee: International Business Machines CorporationInventors: Ven Y. Doo, Paul J. Tsang
-
Patent number: 4419809Abstract: Methods for fabricating a semiconductor integrated circuit having a sub-micrometer gate length field effect transistor devices are described wherein a surface isolation pattern is formed in a semiconductor substrate which isolates regions of the semiconductor from one another. Certain of these semiconductor regions are designated to contain field effect transistor devices. An insulating layer which may be designated to be in part the gate dielectric layer of the field effect transistor devices is formed over the isolation pattern surface. Then a first polycrystalline silicon layer is formed thereover. A masking layer such as silicon dioxide, silicon nitride or the like is then formed upon the first polycrystalline layer. The structure is etched to result in a patterned first polycrystalline silicon layer having substantially vertical sidewalls some of which sidewalls extend across certain of the device regions. A controlled sub-micrometer thickness conductive layer is formed on these vertical sidewalls.Type: GrantFiled: December 30, 1981Date of Patent: December 13, 1983Assignee: International Business Machines CorporationInventors: Jacob Riseman, Paul J. Tsang
-
Patent number: 4403394Abstract: A conductor bit line for a dynamic random access memory (RAM) structure is formed of a material selected from the group consisting of polycrystalline silicon and a metal silicide, polycrystalline silicon and a conductive metal, and polycrystalline silicon, a metal silicide, and a conductive metal with the polycrystalline silicon contacting at least a portion of the drain region of the field effect transistor of each of a plurality of cells of the RAM structure via a self-aligned contact. When the selected material is polycrystalline silicon and a metal silicide, the conductor bit line is continuous.Type: GrantFiled: December 17, 1980Date of Patent: September 13, 1983Assignee: International Business Machines CorporationInventors: Joseph F. Shepard, Paul J. Tsang
-
Patent number: 4392149Abstract: Disclosed is a self-aligned process for providing an improved bipolar transistor structure.The process includes the chemically etching of an intermediate insulating layer to undercut another top layer of a different insulating material in a self-aligned emitter process wherein the spacing of the emitter contact to the polysilicon base contact is reduced to a magnitude of approximately 0.2 to 0.3 micrometers. In addition, in the process an emitter plug is formed to block the emitter region from the heavy P+ ion dose implant of the extrinsic base.Type: GrantFiled: June 15, 1981Date of Patent: July 5, 1983Assignee: International Business Machines CorporationInventors: Cheng T. Horng, Robert O. Schwenker, Paul J. Tsang
-
Patent number: 4366613Abstract: A method of manufacturing LDD MOS FET RAM capable of delineating short (less than 1 micrometer) lightly doped drain regions. An N.sup.- implant is effected between gate electrodes and field oxide insulators, before the N.sup.+ implant. An insulator layer is then deposited also prior to N.sup.+ ion implantation. Reactive ion etching of the layer leaves narrow dimensioned insulator regions adjacent the gate electrode which serves to protect portions of the N.sup.- impurity region during the subsequent N.sup.+ implant. These protected regions are the lightly doped source/drain regions.Type: GrantFiled: December 17, 1980Date of Patent: January 4, 1983Assignee: IBM CorporationInventors: Seiki Ogura, Paul J. Tsang
-
Patent number: 4309812Abstract: Disclosed is a self-aligned process for providing an improved bipolar transistor structure.The process includes the chemically etching of an intermediate insulating layer to undercut another top layer of a different insulating material in a self-aligned emitter process wherein the spacing of the emitter contact to the polysilicon base contact is reduced to a magnitude of approximately 0.2 to 0.3 micrometers. In addition, in the process an emitter plug is formed to block the emitter region from the heavy P+ ion dose implant of the extrinsic base.Type: GrantFiled: March 3, 1980Date of Patent: January 12, 1982Assignee: International Business Machines CorporationInventors: Cheng T. Horng, Robert O. Schwenker, Paul J. Tsang
-
Patent number: 4028149Abstract: A method for forming monocrystalline silicon carbide on a silicon substrate by converting a portion of the monocrystalline silicon substrate into a porous silicon substance by anodic treatment carried out in an aqueous solution of hydrofluoric acid, heating the resultant substrate to a temperature in the range of 1050.degree. C to 1250.degree. C in an atmosphere that includes a hydrocarbon gas for a time sufficient to react the porous silicon and the gas, thereby forming a layer of monocrystalline silicon carbide on the silicon substrate.Type: GrantFiled: June 30, 1976Date of Patent: June 7, 1977Assignee: IBM CorporationInventors: John L. Deines, San-Mei Ku, Michael R. Poponiak, Paul J. Tsang