Patents by Inventor Paul Mageau

Paul Mageau has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 5163142
    Abstract: An efficient cache write technique useful in digital computer systems wherein it is desired to achieve single cycle cache write access even when the processor cycle time does not allow sufficient time for the cache control to check the cache "tag" for validity and to reflect those results to the processor within the same processor cycle. The novel method and apparatus comprising a two-stage cache access pipeline which embellishes a simple "write-thru with write-allocate" cache write policy.
    Type: Grant
    Filed: June 22, 1990
    Date of Patent: November 10, 1992
    Assignee: Hewlett-Packard Company
    Inventor: Paul Mageau
  • Patent number: 4994962
    Abstract: A method and apparatus for selectively filling a cache memory with a variable number of data words in response to the size and type of data transfer requested by the processor associated with the cache. According to the present invention a cache fill of either 16 or 64 bytes are provided. If there is a cache miss and an 8 byte word data transfer as requested, the larger fill is provided, similarly, if the 8 byte word data transfer is not requested, the shorter block of data is provided, resulting in enhanced performance over a fixed length cache fill.
    Type: Grant
    Filed: October 28, 1988
    Date of Patent: February 19, 1991
    Assignee: Apollo Computer Inc.
    Inventors: Paul Mageau, John S. Yates