Patents by Inventor Paul Muench
Paul Muench has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11226621Abstract: Embodiments included herein are directed towards a robotic system and method. Embodiments may include a transportation mechanism having at least three legs and a computing device configured to receive a plurality of optimization components. Each optimization component may include a plurality of variables and the computing device may be further configured to perform a randomized simulation based upon, at least in part, each of the plurality of optimization components. The computing device may be further configured to provide one or more results of the randomized simulation to the transportation mechanism to enable locomotion via the at least three legs.Type: GrantFiled: February 14, 2019Date of Patent: January 18, 2022Assignee: TERADYNE, INC.Inventors: Ryan S. Penning, James D. English, Douglas E. Barker, Brett L. Limone, Paul Muench
-
Publication number: 20200081434Abstract: Embodiments included herein are directed towards a robotic system and method. Embodiments may include a transportation mechanism having at least three legs and a computing device configured to receive a plurality of optimization components. Each optimization component may include a plurality of variables and the computing device may be further configured to perform a randomized simulation based upon, at least in part, each of the plurality of optimization components. The computing device may be further configured to provide one or more results of the randomized simulation to the transportation mechanism to enable locomotion via the at least three legs.Type: ApplicationFiled: February 14, 2019Publication date: March 12, 2020Inventors: Ryan S. Penning, James D. English, Douglas E. Baker, Brett L. Limone, Paul Muench
-
Patent number: 10445442Abstract: A method, computer program product, and computer system for configuring a stochastic simulation scenario, wherein the stochastic simulation scenario may include one or more variables, wherein at least a portion of the one or more variables may include agent behavior, and wherein the stochastic simulation scenario may be randomized and digital. The stochastic simulation scenario may be executed to generate one or more results of the stochastic simulation scenario. At least a portion of the one or more variables may be optimized using one or more optimization metrics on the one or more results of the stochastic simulation scenario, wherein at least the portion of the one or more variables may be modified based on game theory.Type: GrantFiled: September 1, 2016Date of Patent: October 15, 2019Assignee: Energid Technologies CorporationInventors: James D. English, Ryan S. Penning, Douglas E. Barker, Paul Muench, Brett L. Limone
-
Publication number: 20180060459Abstract: A method, computer program product, and computer system for configuring a stochastic simulation scenario, wherein the stochastic simulation scenario may include one or more variables, wherein at least a portion of the one or more variables may include agent behavior, and wherein the stochastic simulation scenario may be randomized and digital. The stochastic simulation scenario may be executed to generate one or more results of the stochastic simulation scenario. At least a portion of the one or more variables may be optimized using one or more optimization metrics on the one or more results of the stochastic simulation scenario, wherein at least the portion of the one or more variables may be modified based on game theory.Type: ApplicationFiled: September 1, 2016Publication date: March 1, 2018Inventors: JAMES D. ENGLISH, Ryan S. Penning, Douglas E. Barker, Paul Muench, Brett L. Limone
-
Patent number: 8856476Abstract: For optimizing data placement in a multi-tiered storage system, system configuration data and system performance data is collected. A plurality of data movement plans are generated, based in part on the system configuration data and the system performance data. A conflict between the plurality of data movement plans are arbitrated to form an execution plan. The data movement plans are performed according to the execution plan.Type: GrantFiled: June 25, 2012Date of Patent: October 7, 2014Assignee: International Business Machines CorporationInventors: Lawrence Y. Chiu, Yong Guo, Chao G. Li, Yang Liu, Paul Muench, Sangeetha Seshadri
-
Patent number: 8838927Abstract: A system includes a data collector, a plurality of data placement optimizers, a data placement arbitrator, and a data mover. The data collector is configured to collect system configuration data and system performance data. The plurality of data placement optimizers are each configured to analyze the system configuration data and the system performance data for developing a corresponding data movement plan. The data placement arbitrator is configured to arbitrate conflicts between at least two data movement plans of generated by the plurality of data placement optimizers to form an execution plan. The data mover is configured to perform the data movement plans according to the execution plan.Type: GrantFiled: May 27, 2011Date of Patent: September 16, 2014Assignee: International Business Machines CorporationInventors: Lawrence Y. Chiu, Yong Guo, Chao G. Li, Yang Liu, Paul Muench, Sangeetha Seshadri
-
Publication number: 20120303929Abstract: For optimizing data placement in a multi-tiered storage system, system configuration data and system performance data is collected. A plurality of data movement plans are generated, based in part on the system configuration data and the system performance data. A conflict between the plurality of data movement plans are arbitrated to form an execution plan. The data movement plans are performed according to the execution plan.Type: ApplicationFiled: June 25, 2012Publication date: November 29, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Lawrence Y. CHIU, Yong GUO, Chao G. LI, Yang LIU, Paul MUENCH, Sangeetha SESHADRI
-
Publication number: 20120303917Abstract: A system includes a data collector, a plurality of data placement optimizers, a data placement arbitrator, and a data mover. The data collector is configured to collect system configuration data and system performance data. The plurality of data placement optimizers are each configured to analyze the system configuration data and the system performance data for developing a corresponding data movement plan. The data placement arbitrator is configured to arbitrate conflicts between at least two data movement plans of generated by the plurality of data placement optimizers to form an execution plan. The data mover is configured to perform the data movement plans according to the execution plan.Type: ApplicationFiled: May 27, 2011Publication date: November 29, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Lawrence Y. CHIU, Yong GUO, Chao G. LI, Yang LIU, Paul MUENCH, Sangeetha SESHADRI
-
Publication number: 20060269031Abstract: A jitter measurement circuit and method having an input for receiving a reference signal whose jitter is to be measured, an input for receiving a clock signal having a series of cycles, and a measurement circuit for measuring the delay between the reference signal and the clock signal on a cycle by cycle bases, giving a cycle to cycle jitter measurement. The measurement circuit includes a plurality of n stages, each stage having a delay element including an input. The second and later delay elements have their inputs connected to the output of the previous stage and the first delay element has an input for receiving the reference signal. One of n latches is connected to the input of a corresponding one of the delay elements. Each latch has a clock input for receiving the clock signal, and an output for latching the value on the latches input when the clock input is clocked by an edge of the clock signal.Type: ApplicationFiled: July 13, 2006Publication date: November 30, 2006Inventors: James Eckhardt, Paul Muench, George Smith
-
Publication number: 20060269030Abstract: A jitter measurement circuit and method having an input for receiving a reference signal whose jitter is to be measured, an input for receiving a clock signal having a series of cycles, and a measurement circuit for measuring the delay between the reference signal and the clock signal on a cycle by cycle bases, giving a cycle to cycle jitter measurement. The measurement circuit includes a plurality of n stages, each stage having a delay element including an input. The second and later delay elements have their inputs connected to the output of the previous stage and the first delay element has an input for receiving the reference signal. One of n latches is connected to the input of a corresponding one of the delay elements. Each latch has a clock input for receiving the clock signal, and an output for latching the value on the latches input when the clock input is clocked by an edge of the clock signal.Type: ApplicationFiled: May 26, 2005Publication date: November 30, 2006Applicant: International Business Machines CorporationInventors: James Eckhardt, Paul Muench, George Smith
-
Publication number: 20060176080Abstract: CMOS circuitry used to multiplex between data inputs suffers from high sensitivity to power supply noise, resulting in delay variations. By utilizing current controlled inverters in a multiplexer structure, power supply insensitivity can be achieved with either of two multiplexing methods. The first method places switches on the data inputs while the second places the switches on the analog bias voltages inherent to a current controlled inverter.Type: ApplicationFiled: February 10, 2005Publication date: August 10, 2006Applicant: International Business Machines CorporationInventors: Michael Sperling, Seongwon Kim, Paul Muench, Hector Saenz
-
PLL LOOP FILTER CAPACITOR TEST CIRCUIT AND METHOD FOR ON CHIP TESTING OF ANALOG LEAKAGE OF A CIRCUIT
Publication number: 20060164067Abstract: A test circuit within an existing design to enable the test circuit to test directly within the circuit. This invention provides a way to test and measure the leakage of the PLL loop filter capacitor leakage during test with a simple digital tester using existing pins. The test PLL circuit has circuit a plurality of capacitors and responsive amplifiers circuits for measuring leakage including a first capacitor set having multiple transistors coupled in series and with a reference resistor circuit coupled to a first amplifier and a second capacitor set having multiple transistors coupled in series and said reference resistor circuit coupled to a second amplifier to measure the leaking across the respective capacitors coupled to said first and second amplifiers and to provide an output of the leakage for measurement with the output of said first and second amplifiers.Type: ApplicationFiled: January 21, 2005Publication date: July 27, 2006Applicant: International Business Machines CorporationInventors: James Eckhardt, Paul Muench, George Smith, Alamgir Tamboli -
Publication number: 20050224586Abstract: A state detection circuit for a fusible element includes a differential sensing circuit that compares voltage at a detection point in a path containing the fusible element with that at a reference point in a path establishing a non-zero reference voltage. The paths are similarly configured except one contains the fusible element while the other contains a device establishing the reference voltage. The two paths in any given sensing circuit are located in close proximity to each other so that even though element parameters in the paths of different sensing circuits may vary significantly, those values track each other in the given sensing circuit. As a result, the normal non-zero value of the voltage at the reference point maintains a relationship to that at the detection point that enables the differential sensing circuit to detect between a fused and an unfused element irrespective of variation in circuit element parameters.Type: ApplicationFiled: April 7, 2004Publication date: October 13, 2005Applicant: International Business Machines CorporationInventors: Seth Erlebacher, Paul Muench, George Smith, Gary Steinbrueck