Patents by Inventor Paul Sheehy
Paul Sheehy has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230242050Abstract: Systems and methods are provided related to a brace applied to a vehicle b-pillar. The brace may achieved reduced noise and vibration in the vehicle cabin. The brace may also achieve improved safety by preserving increased survival space for a passenger seated near the b-pillar in a side impact collision. The brace may include a base portion and two legs connected to the base portion at opposing sides. The based portion may include a first edge connected to a first side of the b-pillar and a second edge connected to a second side of the b-pillar. The legs may each connected a rocker at a distal portion. The shape of the brace may enable routing of force, energy, and/or load from the b-pillar to the rocker via the base portion and legs.Type: ApplicationFiled: January 28, 2022Publication date: August 3, 2023Inventors: Arthur Henry WHITNEY, Christopher Paul SHEEHY, Luke W. GARNAUT
-
Patent number: 11504509Abstract: Embodiments for a cerebrospinal fluid flow detector for detecting the flow of cerebrospinal fluid are disclosed. In some embodiments, the cerebrospinal fluid flow detector includes a casing with a rotatable wheel having a plurality of radially extending arms disposed therein. The rotatable wheel is in communication with a channel having a distal end in communication with an inlet port and a proximal end in communication with an outlet port such that the flow of cerebrospinal fluid through the channel causes the rotatable wheel to rotate. In some embodiments, each radially extending arm includes at least one radiopaque marker in which movement of the rotatable wheel caused by fluid flow through the channel allows an X-ray imaging apparatus to detect the difference in position of a respective radiopaque marker at multiple times caused by rotation of the rotatable wheel.Type: GrantFiled: June 14, 2019Date of Patent: November 22, 2022Assignee: Dignity HealthInventor: John Paul Sheehy
-
Publication number: 20190329010Abstract: Embodiments for a cerebrospinal fluid flow detector for detecting the flow of cerebrospinal fluid are disclosed. In some embodiments, the cerebrospinal fluid flow detector includes a casing with a rotatable wheel having a plurality of radially extending arms disposed therein. The rotatable wheel is in communication with a channel having a distal end in communication with an inlet port and a proximal end in communication with an outlet port such that the flow of cerebrospinal fluid through the channel causes the rotatable wheel to rotate. In some embodiments, each radially extending arm includes at least one radiopaque marker in which movement of the rotatable wheel caused by fluid flow through the channel allows an X-ray imaging apparatus to detect the difference in position of a respective radiopaque marker at multiple times caused by rotation of the rotatable wheel.Type: ApplicationFiled: June 14, 2019Publication date: October 31, 2019Inventor: John Paul SHEEHY
-
Patent number: 10322268Abstract: Embodiments for a cerebrospinal fluid flow detector for detecting the flow of cerebrospinal fluid are disclosed. In some embodiments, the cerebrospinal fluid flow detector includes a casing with a rotatable wheel having a plurality of radially extending arms disposed therein. The rotatable wheel is in communication with a channel having a distal end in communication with an inlet port and a proximal end in communication with an outlet port such that the flow of cerebrospinal fluid through the channel causes the rotatable wheel to rotate. In some embodiments, each radially extending arm includes at least one radiopaque marker in which movement of the rotatable wheel caused by fluid flow through the channel allows an X-ray imaging apparatus to detect the difference in position of a respective radiopaque marker at multiple times caused by rotation of the rotatable wheel.Type: GrantFiled: April 20, 2017Date of Patent: June 18, 2019Assignee: DIGNITY HEALTHInventor: John Paul Sheehy
-
Publication number: 20180311485Abstract: Embodiments for a cerebrospinal fluid flow detector for detecting the flow of cerebrospinal fluid are disclosed. In some embodiments, the cerebrospinal fluid flow detector includes a casing with a rotatable wheel having a plurality of radially extending arms disposed therein. The rotatable wheel is in communication with a channel having a distal end in communication with an inlet port and a proximal end in communication with an outlet port such that the flow of cerebrospinal fluid through the channel causes the rotatable wheel to rotate. In some embodiments, each radially extending arm includes at least one radiopaque marker in which movement of the rotatable wheel caused by fluid flow through the channel allows an X-ray imaging apparatus to detect the difference in position of a respective radiopaque marker at multiple times caused by rotation of the rotatable wheel.Type: ApplicationFiled: April 20, 2017Publication date: November 1, 2018Applicant: DIGNITY HEALTHInventor: John Paul SHEEHY
-
Publication number: 20160203262Abstract: The present invention relates to a system and method for calculating a quality index of a differentiated cell. To calculate the quality index, the present invention measures a differentiated cell by at least one metric, calculates a strictly standardized mean difference between the differentiated cell and a targeted cell, and calculates a mean squared error versus the target cell to define a value that represents the total difference between the differentiated cell and targeted cell based on the at least one measured metric.Type: ApplicationFiled: August 21, 2014Publication date: July 14, 2016Applicant: President and Fellows of Harvard CollegeInventors: Sean Paul Sheehy, Francesco Pasqualini, Kevin Kit Parker
-
Patent number: 9088471Abstract: Certain aspects of the present disclosure provide methods and apparatus for performing quadrature combining and adjusting. One example circuit may include first through fourth mixing circuits. The first mixing circuit may multiply a radio frequency signal with a first local oscillating signal to generate a first frequency converted signal. The second mixing circuit may multiply a radio frequency (RF) signal with a second local oscillating signal, which may be about 90° out of phase with the first local oscillating signal, to generate a second frequency converted signal. The third and fourth mixing circuits may multiply the RF signal with the second and first signals, respectively, to generate third and fourth frequency converted signals, respectively. A first combining circuit may combine the first and third frequency converted signals, and a second combining circuit may combine the second and fourth frequency converted signals.Type: GrantFiled: August 21, 2014Date of Patent: July 21, 2015Assignee: QUALCOMM IncorporatedInventors: Hong Sun Kim, James Ian Jaffee, Paul Sheehy, Jeremy Darren Dunworth, Cheng-Han Wang, Prasad Srinivasa Siva Gudem, Ojas Mahendra Choksi, Jungdong Park
-
Patent number: 8917075Abstract: A direct current to direct current (DCDC) voltage converter is described comprising a controller and at least one converter circuit. The converter circuit comprises at least first and second inductors, each having an input and an output; a first input switch connected to the input of the first inductor; a second input switch connected to the input of the second inductor; and an output switch connected to the outputs of the inductors for selectively combining the outputs to form a parallel combination of the inductors or a series combination of the inductors. The controller generates signals for selectively connecting the first and second input switches and the output circuit between a pair of power supply input terminals and a pair of power supply output terminals. In response to appropriate signals from the controller, the converter circuit can be operated as a buck converter or a boost converter.Type: GrantFiled: November 1, 2011Date of Patent: December 23, 2014Assignee: Anadigics, Inc.Inventors: Dirk Leipold, Adam Dolin, Paul Sheehy
-
Patent number: 8896276Abstract: A DC-DC converter, capable of operation in either a boost or buck mode, includes a voltage source connected to an input switch through an inductive element such that a closed loop is formed. The DC-DC converter includes a switching network that receives one or more clock signals from an external clock source. The switching network has a first terminal connected to the inductive element, a second terminal connected to a first capacitor, and a third terminal connected to a second capacitor, wherein the switching network enables charging of the first capacitor and the second capacitor based on one or more clock signals such that the first capacitor and the second capacitor are charged alternately. The DC-DC converter includes a filter connected to a fourth terminal of the switching network, wherein the first capacitor and the second capacitor discharge alternately based on the one or more clock signals through the filter.Type: GrantFiled: September 21, 2012Date of Patent: November 25, 2014Assignee: Anadigics, Inc.Inventors: Adam Dolin, Paul Sheehy, Dirk Leipold
-
Patent number: 8724355Abstract: A circuit exhibiting rectification and amplification characteristics. In particular, a full-wave rectifier, wherein the rectifier has the ability to simultaneously amplify and rectify an input voltage. The circuit comprises transconductor circuit, rectifying circuit and amplifying circuit. The transconductor circuit is adapted for receiving an input voltage from at least one voltage source. The input voltage is then converted into intermediate currents by the transconductor circuit. Thereafter, the rectifying circuit rectifies the intermediate currents current to produce a rectified current. Lastly, the amplification circuit amplifies the input voltage to produce the amplified voltage.Type: GrantFiled: March 7, 2012Date of Patent: May 13, 2014Assignee: Anadigics, Inc.Inventors: Aleksey Pinkhasov, Paul Sheehy, Julio Canelo, Nishant Dhawan
-
Publication number: 20120105040Abstract: A direct current to direct current (DCDC) voltage converter is described comprising a controller and at least one converter circuit. The converter circuit comprises at least first and second inductors, each having an input and an output; a first input switch connected to the input of the first inductor; a second input switch connected to the input of the second inductor; and an output switch connected to the outputs of the inductors for selectively combining the outputs to form a parallel combination of the inductors or a series combination of the inductors. The controller generates signals for selectively connecting the first and second input switches and the output circuit between a pair of power supply input terminals and a pair of power supply output terminals. In response to appropriate signals from the controller, the converter circuit can be operated as a buck converter or a boost converter.Type: ApplicationFiled: November 1, 2011Publication date: May 3, 2012Inventors: Dirk Leipold, Adam Dolin, Paul Sheehy
-
Publication number: 20110201105Abstract: The invention relates to cDNA libraries obtained from Tammar wallaby (Macropus eugenii) mammary gland tissue at different times (including day 23 pregnancy, day 130 lactation, and day 260 lactation). Lactation-associated polypeptides were identified from these cDNA libraries, and bovine homologues of the wallaby proteins are also disclosed. The proteins have a range of activities including anti-apoptotic activity, pro- or anti-inflammatory activity, cathelicidin anti-microbial activity, induction of trefoil proteins (and protection of epithelial surfaces), increased cell proliferation, and induction of cell differentiation (and loss of pluripotency).Type: ApplicationFiled: August 8, 2008Publication date: August 18, 2011Applicants: Dairy Australia Limited, Innovative Dairy Products PTY LTD, as trustee for the participants of The Cooperative Research CenteInventors: Christophe Marc Lefevre, Elie Khalil, Julie Sharp, Karensa Menzies, Kevin Roy Nicholas, Paul Sheehy, Yvan Strahm, Lisa Riley, Peter Williamson, Kerry Daly, Matthew Robert Digby
-
Publication number: 20060255997Abstract: A differential analog filter includes a differential input that includes a first input node and a second input node and a differential output that includes a first output node and a second output node. A fully differential amplifier includes a non-inverting input node and an inverting input node coupled to the differential input. The fully differential amplifier includes a non-inverting output node and an inverting output node coupled to the differential output. A first feedback network is coupled between the non-inverting output node and the inverting input node of the fully differential amplifier. A second feedback network is coupled between the inverting output node and the non-inverting input node of the fully differential amplifier.Type: ApplicationFiled: April 4, 2006Publication date: November 16, 2006Inventors: Chin Li, Paul Sheehy, Eoin Carey, Gerard Quilligan, Walid Mohamed Ahmed
-
Publication number: 20060255996Abstract: A power control module receives a dynamic power control signal and generates a differential bias signal proportional to the dynamic power control signal. An analog multiplexer receives a digital amplitude signal including n bits and receives the differential bias signal. The analog multiplexer multiplexes the digital amplitude signal with the differential bias signal in parallel and generates a first differential signal. A driver module receives the first differential signal and a second differential signal. The driver module generates a first drive signal proportional to the dynamic power control signal when a bit in said digital amplitude signal is a logic one and the driver module generates a second drive signal proportional to the second differential signal when a bit in said digital amplitude signal is a logic zero.Type: ApplicationFiled: April 4, 2006Publication date: November 16, 2006Inventors: Chin Li, Paul Sheehy, Eoin Carey, Gerard Quilligan, Walid Ahmed