Patents by Inventor Paul W. Pastel
Paul W. Pastel has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8450168Abstract: Ferro-electric capacitor modules, methods of manufacture and design structures. The method of manufacturing the ferro-electric capacitor includes forming a barrier layer on an insulator layer of a CMOS structure. The method further includes forming a top plate and a bottom plate over the barrier layer. The method further includes forming a ferro-electric material between the top plate and the bottom plate. The method further includes encapsulating the barrier layer, top plate, bottom plate and ferro-electric material with an encapsulating material. The method further includes forming contacts to the top plate and bottom plate, through the encapsulating material. At least the contact to the top plate and a contact to a diffusion of the CMOS structure are in electrical connection through a common wire.Type: GrantFiled: June 25, 2010Date of Patent: May 28, 2013Assignee: International Business Machines CorporationInventors: Jeffrey P. Gambino, Matthew D. Moon, William J. Murphy, James S. Nakos, Paul W. Pastel, Brett A. Philips
-
Patent number: 8198103Abstract: A chemical composition and method for providing uniform and consistent etching of gate stacks on a semiconductor wafer, whereby the composition includes an etchant and an added ballast gas added. The gate stacks are formed using this combined etchant and ballast gas composition. The ballast gas may either be similar to, or the equivalent of, a gaseous byproduct generated within the processing chamber. The ballast gas is added in either an overload amount, or in an amount sufficient to compensate for varying pattern factor changes across the water. This etchant and added ballast gas form a substantially homogeneous etchant across the entire wafer, thereby accommodating for or compensating for these pattern factor differences. When etching the wafer using this homogeneous etchant, a passivation layer is formed on exposed wafer surfaces. The passivation layer protects the lateral sidewalls of the gate stacks during etch to result in straighter gate stacks.Type: GrantFiled: July 10, 2008Date of Patent: June 12, 2012Assignee: International Business Machines CorporationInventors: Timothy J. Dalton, Wesley C. Natzle, Paul W. Pastel, Richard S. Wise, Hongwen Yan, Ying Zhang
-
Publication number: 20110316058Abstract: Ferro-electric capacitor modules, methods of manufacture and design structures. The method of manufacturing the ferro-electric capacitor includes forming a barrier layer on an insulator layer of a CMOS structure. The method further includes forming a top plate and a bottom plate over the barrier layer. The method further includes forming a ferro-electric material between the top plate and the bottom plate. The method further includes encapsulating the barrier layer, top plate, bottom plate and ferro-electric material with an encapsulating material. The method further includes forming contacts to the top plate and bottom plate, through the encapsulating material. At least the contact to the top plate and a contact to a diffusion of the CMOS structure are in electrical connection through a common wire.Type: ApplicationFiled: June 25, 2010Publication date: December 29, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Jeffrey P. GAMBINO, Matthew D. MOON, William J. MURPHY, James S. NAKOS, Paul W. PASTEL, Brett A. PHILIPS
-
Publication number: 20080286972Abstract: A chemical composition and method for providing uniform and consistent etching of gate stacks on a semiconductor wafer, whereby the composition includes an etchant and an added ballast gas added. The gate stacks are formed using this combined etchant and ballast gas composition. The ballast gas may either be similar to, or the equivalent of, a gaseous byproduct generated within the processing chamber. The ballast gas is added in either an overload amount, or in an amount sufficient to compensate for varying pattern factor changes across the water. This etchant and added ballast gas form a substantially homogeneous etchant across the entire wafer, thereby accommodating for or compensating for these pattern factor differences. When etching the wafer using this homogeneous etchant, a passivation layer is formed on exposed wafer surfaces. The passivation layer protects the lateral sidewalls of the gate stacks during etch to result in straighter gate stacks.Type: ApplicationFiled: July 10, 2008Publication date: November 20, 2008Applicant: International Business Machines CorporationInventors: Timothy J. Dalton, Wesley C. Natzle, Paul W. Pastel, Richard S. Wise, Hongwen Yan, Ying Zhang
-
Patent number: 7230335Abstract: The present invention provides inspection methods and structures for facilitating the visualization and/or detection of specific chip structures. Optical or fluorescent labeling techniques are used to “stain” a specific chip structure for easier detection of the structure. Also, a temporary/sacrificial illuminating (e.g., fluorescent) film is added to the semiconductor process to facilitate the detection of a specific chip structure. Further, a specific chip structure is doped with a fluorescent material during the semiconductor process. A method of the present invention comprises: providing a first and a second material; processing the first material to form a portion of a semiconductor structure; and detecting a condition of the second material to determine whether processing of the first material is complete.Type: GrantFiled: October 4, 2004Date of Patent: June 12, 2007Assignee: International Business Machines CorporationInventors: Jerome L. Cann, Steven J. Holmes, Leendert M. Huisman, Cherie R. Kagan, Leah M. Pastel, Paul W. Pastel, James R. Salimeno, III, David P. Vallett
-
Patent number: 6403393Abstract: A method is provided for making optical waveguide structures in a semiconductor device wherein a rectangular cross-section low index of refraction material is encapsulated in a trench by a high index of refraction material. The waveguide structures may be made in a device containing copper conductors in trenches by forming new trenches to hold the optical waveguide. Copper conductor containing trenches may also be made in an electronic component containing waveguide structures and a further method is provided for forming an optical waveguide structure by replacing a copper containing trench with the waveguide structure in an electronic component having a plurality of copper containing trenches. All the methods use conventional techniques so that the fabrication of a semiconductor device containing both optical waveguide structures and copper conductor structures can be made both efficiently and economically.Type: GrantFiled: September 1, 1999Date of Patent: June 11, 2002Assignee: International Business Machines CorporationInventors: James W. Adkisson, Paul W. Pastel, Anthony K. Stamper
-
Patent number: 6387596Abstract: The present invention provides a method of forming nested and isolated images in a photosensitive resist. In the disclosed method, the entire surface of the photosensitive resist or selected regions thereof is exposed to a first mask having a set of nested, i.e. repeating pattern or grid images thereon, and then exposed to a second mask in order to remove unwanted portions of the nested image, so as to provide regions of nested and regions of isolated images in said photosensitive resist. The method may also be used to form regions having images in proximity to one another and regions having isolated images by exposing the entire surface of the photosensitive resist to a first mask having repeating patterns, and then removing entire or portions of the repeating patterns by exposure of the photosensitive resist with a second mask.Type: GrantFiled: August 30, 1999Date of Patent: May 14, 2002Assignee: International Business Machines CorporationInventors: Daniel C. Cole, Edward W. Conrad, David V. Horak, Randy W. Mann, Paul W. Pastel, Jed H. Rankin, Andrew J. Watts
-
Publication number: 20010041306Abstract: The present invention provides a method of forming nested and isolated images in a photosensitive resist. In the disclosed method, the entire surface of the photosensitive resist or selected regions thereof is exposed to a first mask having a set of nested, i.e. repeating pattern or grid images thereon, and then exposed to a second mask in order to remove unwanted portions of the nested image, so as to provide regions of nested and regions of isolated images in said photosensitive resist. The method may also be used to form regions having images in proximity to one another and regions having isolated images by exposing the entire surface of the photosensitive resist to a first mask having repeating patterns, and then removing entire or portions of the repeating patterns by exposure of the photosensitive resist with a second mask.Type: ApplicationFiled: August 30, 1999Publication date: November 15, 2001Inventors: DANIEL C. COLE, EDWARD W. CONRAD, DAVID V. HORAK, RANDY W. MANN, PAUL W. PASTEL, JED H. RANKIN, ANDREW J. WATTS
-
METHOD FOR FORMING SIDEWALL SPACERS USING FREQUENCY DOUBLING HYBRID RESIST AND DEVICE FORMED THEREBY
Publication number: 20010021577Abstract: The preferred embodiment of the present invention overcomes the disadvantages of the prior art by using hybrid resist to define a sidewall spacer region and form a new type of sidewall spacer. The preferred method allows for more controlled doping at the gate-source and gate-drain junctions by defining sidewall spacer troughs using hybrid resist. Implants can then be made through the troughs to precisely control the doping at the gate junctions. Additionally, sidewall spacers can then be formed in the sidewall spacer troughs. The dimensions of the sidewall spacers is determined by the hybrid resist and can thus be made smaller than traditional resist processes. Additionally, forming the sidewall spacers using hybrid resist allows for their width to be determined independent of the depth of the gate material.Type: ApplicationFiled: August 26, 1998Publication date: September 13, 2001Inventors: JEFFREY S. BROWN, JAMES S. DUNN, STEVEN J. HOLMES, CUC K. HUYNTH, ROBERT K. LEIDY, PAUL W. PASTEL -
Patent number: 6197656Abstract: Oxygen implantation can be used to form a buried oxide layer in a substrate. A dielectric masking material is used to shape the buried oxide layer by changing the depth at which ions can implant based on the shape of the dielectric masking layer.Type: GrantFiled: March 24, 1998Date of Patent: March 6, 2001Assignee: International Business Machines CorporationInventors: James W. Adkisson, Jerome B. Lasky, Paul W. Pastel, Jed H. Rankin
-
Patent number: 6015745Abstract: An SOI semiconductor design methodology enables the implementation of simplified STI processes by the design and formation of a shallow trench isolation frame around an electrically active semiconductor region. The simplified STI processes include the fabrication of a trench by phase edge etching, trench sidewall oxidation, TEOS fill, and, finally a chemical or mechanical polish. The attribute which enables the simple process is that all isolation images can be current minimum or near minimum size, specifically no wider than twice the over-lay tolerance of the technology.Type: GrantFiled: May 18, 1998Date of Patent: January 18, 2000Assignee: International Business Machines CorporationInventors: James W. Adkisson, Jerome B. Lasky, Paul W. Pastel, Jed H. Rankin
-
Method for forming sidewall spacers using frequency doubling hybrid resist and device formed thereby
Patent number: 5981148Abstract: The preferred embodiment of the present invention overcomes the disadvantages of the prior art by using hybrid resist to define a sidewall spacer region and form a new type of sidewall spacer. The preferred method allows for more controlled doping at the gate-source and gate-drain junctions by defining sidewall spacer troughs using hybrid resist. Implants can then be made through the troughs to precisely control the doping at the gate junctions. Additionally, sidewall spacers can then be formed in the sidewall spacer troughs. The dimensions of the sidewall spacers is determined by the hybrid resist and can thus be made smaller than traditional resist processes. Additionally, forming the sidewall spacers using hybrid resist allows for their width to be determined independent of the depth of the gate material.Type: GrantFiled: July 17, 1997Date of Patent: November 9, 1999Assignee: International Business Machines CorporationInventors: Jeffrey S. Brown, James S. Dunn, Steven J. Holmes, Cuc K. Huynh, Robert K. Leidy, Paul W. Pastel -
Method for forming sidewall spacers using frequency doubling hybrid resist and device formed thereby
Patent number: 5976768Abstract: The preferred embodiment of the present invention overcomes the disadvantages of the prior art by using hybrid resist to define a sidewall spacer region and form a new type of sidewall spacer. The preferred method allows for more controlled doping at the gate-source and gate-drain junctions by defining sidewall spacer troughs using hybrid resist. Implants can then be made through the troughs to precisely control the doping at the gate junctions. Additionally, sidewall spacers can then be formed in the sidewall spacer troughs. The dimensions of the sidewall spacers is determined by the hybrid resist and can thus be made smaller than traditional resist processes. Additionally, forming the sidewall spacers using hybrid resist allows for their width to be determined independent of the depth of the gate material.Type: GrantFiled: August 26, 1998Date of Patent: November 2, 1999Assignee: International Business Machines CorporationInventors: Jeffrey S. Brown, James S. Dunn, Steven J. Holmes, Cuc K. Huynh, Robert K. Leidy, Paul W. Pastel -
Patent number: 5498313Abstract: In a plasma or RIE etching tool using a uniquely designed annulus around a wafer supporting pedestal, it has been found that the introduction of one or more gases in the region immediately adjacent the annulus controls the amount of etching of features in that region in the surface of the wafer mounted on the pedestal. By so controlling the amount of gas in this region, the slope of the walls of the etched features can be also controlled.Type: GrantFiled: November 3, 1993Date of Patent: March 12, 1996Assignee: International Business Machines Corp.Inventors: Michael E. Bailey, Dinh Dang, James G. Michael, Timothy E. Neary, Paul W. Pastel, Sylvia R. R. Tousley, Arthur C. Winslow