Patents by Inventor Pei-Ing Lee
Pei-Ing Lee has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230090030Abstract: A nano-twinned structure on a metallic thin film surface is provided. The nano-twinned structure includes a substrate, an adhesive-lattice-buffer layer over the substrate, and a metallic thin film including Ag, Cu, Au, Pd or Ni over the adhesive-lattice-buffer layer. The bottom region of the metallic thin film has equi-axial coarse grains. The surface region of the metallic thin film contains parallel-arranged high-density twin boundaries (?3+?9) with a pitch from 1 nm to 100 nm. The quantity of the parallel-arranged twin boundaries is 50% to 80% of the total quantity of twin boundaries in the cross-sectional view of the metallic thin film. The parallel-arranged twin boundaries include 30% to 90% [111] crystal orientation. The nano-twinned structure on the metallic thin film surface is formed through a post-deposition ion bombardment on the evaporated metallic thin film surface after the evaporation process.Type: ApplicationFiled: June 6, 2022Publication date: March 23, 2023Inventors: Tung-Han CHUANG, Po-Ching WU, Pei-Ing LEE, Hsing-Hua TSAI
-
Publication number: 20230057312Abstract: A metallic nano-twinned thin film structure and a method for forming the same are provided. The metallic nano-twinned thin film structure includes a substrate, an adhesive-lattice-buffer layer over the substrate, and a single-layer or multi-layer metallic nano-twinned thin film over the adhesive-lattice-buffer layer. The metallic nano-twinned thin film includes parallel-arranged twin boundaries (?3+?9). In a cross-sectional view of the metallic nano-twinned thin film, the parallel-arranged twin boundaries account for 30% to 90% of total twin boundaries. The parallel-arranged twin boundaries include 80% to 99% of crystal orientation [111]. The single-layer metallic nano-twinned thin film includes copper, gold, palladium or nickel. The multi-layer metallic nano-twinned thin films are respectively composed of silver, copper, gold, palladium or nickel.Type: ApplicationFiled: September 28, 2021Publication date: February 23, 2023Inventors: Tung-Han CHUANG, Po-Ching WU, Pei-Ing LEE, Hsing-Hua TSAI
-
Publication number: 20220388092Abstract: A method for forming a bonding structure is provided, including providing a first metal, wherein the first metal has a first absolute melting point. The method includes forming a silver nano-twinned layer on the first metal. The silver nano-twinned layer includes parallel-arranged twin boundaries. The parallel-arranged twin boundaries include 90% or more [111] crystal orientation. The method includes oppositely bonding the silver nano-twinned layer to a second metal. The second metal has a second absolute melting point. The bonding of the silver nano-twinned layer and the second metal is performed at a temperature of 300° C. to half of the first absolute melting point or 300° C. to half of the second absolute melting point.Type: ApplicationFiled: June 1, 2022Publication date: December 8, 2022Inventors: Tung-Han CHUANG, Po-Ching WU, Pei-Ing LEE, Yu-Chang LAI, Hsing-Hua TSAI, Chung-Hsin CHOU
-
Patent number: 8044449Abstract: A memory device is provided. The memory device includes a substrate, a trench having an upper portion and a lower portion formed in the substrate, a trench capacitor formed in the lower portion of the trench, a collar dielectric layer formed on a sidewall of the trench capacitor and extending away from a top surface of the substrate, a first doping region formed on a side of the upper portion of the trench in the substrate for serving as source/drain, a conductive layer formed in the trench and electrically connected to the first doping region, a top dielectric layer formed on conductive layer, a gate formed on the top dielectric layer, an epitaxy layer formed on both sides of the gate and on the substrate and a second doping area formed on a top of the epitaxy layer for serving as source/drain.Type: GrantFiled: July 30, 2008Date of Patent: October 25, 2011Assignee: Nanya Technology CorporationInventors: Shian-Jyh Lin, Hung-Chang Liao, Meng-Hung Chen, Chung-Yuan Lee, Pei-Ing Lee
-
Patent number: 7932555Abstract: A transistor structure includes a gate trench. The gate trench includes a bottle-shape bottom. The bottle-shape bottom includes a first conductive material wider than its top. The top includes a second material in a substrate, a gate structure on the gate trench and electrically connected to the first conductive material, a source/drain doping region adjacent to the gate trench and a gate channel between the source/drain doping region.Type: GrantFiled: December 4, 2007Date of Patent: April 26, 2011Assignee: Nanya Technology Corp.Inventors: Pei-Ing Lee, Shian-Jyh Lin
-
Patent number: 7795090Abstract: A method of fabricating self-aligned recess utilizing asymmetric poly spacer is disclosed. A semiconductor substrate having thereon a first pad layer and second pad layer is provided. A plurality of trenches is embedded in a memory array region of the semiconductor substrate. Each of the trenches includes a trench top layer that extrudes from a main surface of the semiconductor substrate. Asymmetric poly spacer is formed on one side of the extruding trench top layer and is used, after oxidized, as a mask for forming a recess in close proximity to the trenches.Type: GrantFiled: September 17, 2008Date of Patent: September 14, 2010Assignee: Nanya Technology Corp.Inventors: Shian-Jyh Lin, Chien-Li Cheng, Pei-Ing Lee, Chung-Yuan Lee
-
Patent number: 7723181Abstract: A small-size (w<0.5 micrometers) alignment mark in combination with a “k1 process” is proposed, which is particularly suited for the fabrication of trench-capacitor DRAM devices which requires highly accurate AA-DT and GC-DT overlay alignment. The “k1 process” is utilized to etch away polysilicon studded in the alignment mark trenches and to refresh the trench profile, thereby improving overlay alignment accuracy and precision.Type: GrantFiled: December 27, 2006Date of Patent: May 25, 2010Assignee: Nanya Technology Corp.Inventors: An-Hsiung Liu, Chiang-Lin Shih, Wen-Bin Wu, Hui-Min Mao, Lin-Chin Su, Pei-Ing Lee
-
Patent number: 7682902Abstract: A memory structure disclosed in the present invention features a control gate and floating gates being positioned in recessed trenches. A method of fabricating the memory structure includes the steps of first providing a substrate having a first recessed trench. Then, a first gate dielectric layer is formed on the first recessed trench. A first conductive layer is formed on the first gate dielectric layer. After that, the first conductive layer is etched to form a spacer which functions as a floating gate on a sidewall of the first recessed trench. A second recessed trench is formed in a bottom of the first recessed trench. An inter-gate dielectric layer is formed on a surface of the spacer, a sidewall and a bottom of the second recessed trench. A second conductive layer formed to fill up the first and the second recessed trench.Type: GrantFiled: December 4, 2007Date of Patent: March 23, 2010Assignee: Nanya Technology Corp.Inventors: Ching-Nan Hsiao, Pei-Ing Lee, Ming-Cheng Chang, Chung-Lin Huang, Hsi-Hua Chang, Chih-Hsiang Wu
-
Patent number: 7679137Abstract: A method of fabricating self-aligned gate trench utilizing TTO poly spacer is disclosed. A semiconductor substrate having thereon a pad oxide layer and pad nitride layer is provided. A plurality of trench capacitors are embedded in a memory array region of the semiconductor substrate. Each of the trench capacitors has a trench top oxide (TTO) that extrudes from a main surface of the semiconductor substrate. Poly spacers are formed on two opposite sides of the extruding TTO and are used, after oxidized, as an etching hard mask for etching a recessed gate trench in close proximity to the trench capacitor.Type: GrantFiled: April 3, 2007Date of Patent: March 16, 2010Assignee: Nanya Technology Corp.Inventors: Pei-Ing Lee, Chien-Li Cheng, Shian-Jyh Lin
-
Patent number: 7642590Abstract: A method for forming a semiconductor device is provided. The method comprises providing a substrate with recessed gates and deep trench capacitor devices therein. Protrusions of the recessed gates and upper portions of the deep trench capacitor devices are revealed. Spacers are formed on sidewalls of the upper portions and the protrusions. Buried portions of conductive material are formed in spaces between the spacers. The substrate, the spacers and the buried portions are patterned to form parallel shallow trenches for defining buried bit line contacts and capacitor buried surface straps. A layer of dielectric material is formed in the shallow trenches. Word lines are formed across the recessed gates. Bit lines are formed to electrically connect the buried bit line contacts without crossing the capacitor buried surface straps, and stack capacitors are formed to electrically connect with the capacitor buried surface straps. A semiconductor device is also provided.Type: GrantFiled: November 19, 2007Date of Patent: January 5, 2010Assignee: Nanya Technology CorporationInventor: Pei-Ing Lee
-
Patent number: 7622770Abstract: A method of fabricating a semiconductor device having a trench gate is provided. First, a semiconductor substrate having a trench etch mask thereon is provided. The semiconductor substrate is etched to form a first trench having a first depth using the trench etch mask as a shield. Impurities are doped into the semiconductor substrate through the first trench to form a doped region. The doped region and the semiconductor substrate underlying the first trench are etched to form a second trench having a second depth greater than the first depth, wherein the second trench has a sidewall and a bottom. A gate insulating layer is formed on the sidewall and the bottom of the second trench. A trench gate is formed in the second trench.Type: GrantFiled: January 29, 2008Date of Patent: November 24, 2009Assignee: Nanya Technology CorporationInventors: Jeng-Ping Lin, Pei-Ing Lee
-
Patent number: 7592233Abstract: A method for forming a memory device with a recessed gate is disclosed. A substrate with a pad layer thereon is provided. The pad layer and the substrate are patterned to form at least two trenches. A deep trench capacitor is formed in each trench. A protrusion is formed on each deep trench capacitor, wherein a top surface level of each protrusion is higher than that of the pad layer. Spacers are formed on sidewalls of the protrusions, and the pad layer and the substrate are etched using the spacers and the protrusions as a mask to form a recess. A recessed gate is formed in the recess.Type: GrantFiled: September 20, 2007Date of Patent: September 22, 2009Assignee: Nanya Technology CorporationInventors: Pei-Ing Lee, Chung-Yuan Lee, Chien-Li Cheng
-
Patent number: 7563686Abstract: A method for forming a memory device with a recessed gate is disclosed. A substrate with a pad layer thereon is provided. The pad layer and the substrate are patterned to form at least two trenches. A deep trench capacitor device is formed in each trench. The pad layer is recessed until upper portions of the deep trench capacitor devices are revealed. Spacers are formed on sidewalls of the upper portions of the deep trench capacitor devices. The pad layer and the substrate are etched using the spacers and the deep trench capacitor devices as a mask to form a recess, and a recessed gate is formed in the recess.Type: GrantFiled: May 31, 2005Date of Patent: July 21, 2009Assignee: Nanya Technology CorporationInventors: Pei-Ing Lee, Chung-Yuan Lee, Chien-Li Cheng
-
Publication number: 20090166703Abstract: A memory device is provided. The memory device includes a substrate, a trench having an upper portion and a lower portion formed in the substrate, a trench capacitor formed in the lower portion of the trench, a collar dielectric layer formed on a sidewall of the trench capacitor and extending away from a top surface of the substrate, a first doping region formed on a side of the upper portion of the trench in the substrate for serving as source/drain, a conductive layer formed in the trench and electrically connected to the first doping region, a top dielectric layer formed on conductive layer, a gate formed on the top dielectric layer, an epitaxy layer formed on both sides of the gate and on the substrate and a second doping area formed on a top of the epitaxy layer for serving as source/drain.Type: ApplicationFiled: July 30, 2008Publication date: July 2, 2009Applicant: NANYA TECHNOLOGY CORPORATIONInventors: Shian-Jyh LIN, Hung-Chang LIAO, Meng-Hung CHEN, Chung-Yuan LEE, Pei-Ing LEE
-
Patent number: 7541244Abstract: A method of fabricating a semiconductor device having a trench gate is provided. First, a semiconductor substrate having a trench etch mask thereon is provided. The semiconductor substrate is etched to form a first trench having a first depth using the trench etch mask as a shield. Impurities are doped into the semiconductor substrate through the first trench to form a doped region. The doped region and the semiconductor substrate underlying the first trench are etched to form a second trench having a second depth greater than the first depth, wherein the second trench has a sidewall and a bottom. A gate insulating layer is formed on the sidewall and the bottom of the second trench. A trench gate is formed in the second trench.Type: GrantFiled: July 24, 2006Date of Patent: June 2, 2009Assignee: Nanya Technology CorporationInventors: Jeng-Ping Lin, Pei-Ing Lee
-
Publication number: 20090020798Abstract: A transistor structure includes a gate trench. The gate trench includes a bottle-shape bottom. The bottle-shape bottom includes a first conductive material wider than its top. The top includes a second material in a substrate, a gate structure on the gate trench and electrically connected to the first conductive material, a source/drain doping region adjacent to the gate trench and a gate channel between the source/drain doping region.Type: ApplicationFiled: December 4, 2007Publication date: January 22, 2009Inventors: Pei-Ing Lee, Shian-Jyh Lin
-
Publication number: 20090011569Abstract: A method of fabricating self-aligned recess utilizing asymmetric poly spacer is disclosed. A semiconductor substrate having thereon a first pad layer and second pad layer is provided. A plurality of trenches is embedded in a memory array region of the semiconductor substrate. Each of the trenches includes a trench top layer that extrudes from a main surface of the semiconductor substrate. Asymmetric poly spacer is formed on one side of the extruding trench top layer and is used, after oxidized, as a mask for forming a recess in close proximity to the trenches.Type: ApplicationFiled: September 17, 2008Publication date: January 8, 2009Inventors: Shian-Jyh Lin, Chien-Li Cheng, Pei-Ing Lee, Chung-Yuan Lee
-
Publication number: 20080305593Abstract: A memory structure disclosed in the present invention features a control gate and floating gates being positioned in recessed trenches. A method of fabricating the memory structure includes the steps of first providing a substrate having a first recessed trench. Then, a first gate dielectric layer is formed on the first recessed trench. A first conductive layer is formed on the first gate dielectric layer. After that, the first conductive layer is etched to form a spacer which functions as a floating gate on a sidewall of the first recessed trench. A second recessed trench is formed in a bottom of the first recessed trench. An inter-gate dielectric layer is formed on a surface of the spacer, a sidewall and a bottom of the second recessed trench. A second conductive layer formed to fill up the first and the second recessed trench.Type: ApplicationFiled: December 4, 2007Publication date: December 11, 2008Inventors: Ching-Nan Hsiao, Pei-Ing Lee, Ming-Cheng Chang, Chung-Lin Huang, Hsi-Hua Chang, Chih-Hsiang Wu
-
Patent number: 7446355Abstract: A method of fabricating self-aligned recess utilizing asymmetric poly spacer is disclosed. A semiconductor substrate having thereon a first pad layer and second pad layer is provided. A plurality of trenches is embedded in a memory array region of the semiconductor substrate. Each of the trenches includes a trench top layer that extrudes from a main surface of the semiconductor substrate. Asymmetric poly spacer is formed on one side of the extruding trench top layer and is used, after oxidized, as a mask for forming a recess in close proximity to the trenches.Type: GrantFiled: November 3, 2006Date of Patent: November 4, 2008Assignee: Nanya Technology Corp.Inventors: Shian-Jyh Lin, Chien-Li Cheng, Pei-Ing Lee, Chung-Yuan Lee
-
Patent number: 7429509Abstract: A method for forming a semiconductor device. A substrate is provided, wherein the substrate has recessed gates and deep trench capacitor devices therein. Protrusions of the recessed gates and upper portions of the deep trench capacitor devices are revealed. Spacers are formed on sidewalls of the upper portions and the protrusions. Buried portions of conductive material are formed in spaces between the spacers. The substrate, the spacers and the buried portions to form parallel shallow trenches are patterned to form parallel shallow trenches for defining active regions. A layer of dielectric material is formed in the shallow trenches, wherein some of the buried portions serve as buried contacts.Type: GrantFiled: June 6, 2005Date of Patent: September 30, 2008Assignee: Nanya Technology CorporationInventor: Pei-Ing Lee