Patents by Inventor Peng Che
Peng Che has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240141909Abstract: A fan frame includes a central base, a frame wall, and a plurality of static blades radially extending from the central base to the frame wall, each static blade is connected to the central base at a first end and connected to the frame wall at a second end, the central base is provided with a first wire groove, the frame wall is provided with a second wire groove, the first wire groove and the second wire groove are configured for accommodating wires, and the second wire groove has a shape same as the second end of the static blade connected to the frame wall for gathering the wires to shape similar to the static blade. A fan assembly including the fan frame is also disclosed.Type: ApplicationFiled: February 1, 2023Publication date: May 2, 2024Inventors: XIAO-GUANG MA, YUNG-PING LIN, YONG-KANG ZHANG, PENG-FEI MAI, KUN-CHE LEE, YANG-YANG ZHU
-
Patent number: 11574935Abstract: A pixel array substrate, including gate elements and transfer elements, is provided. The gate elements include an n-th gate element and an m-th gate element. The transfer elements include a n-th transfer element and an m-th transfer element electrically connected to the n-th gate element and the m-th gate element respectively. A peripheral portion of each of the transfer elements includes a first straight section. A peripheral portion of the n-th transfer element further includes a first lateral section. The first lateral section of the n-th transfer element and the first straight section of the n-th transfer element respectively belong to a first conductive layer and a second conductive layer. A peripheral portion of the m-th transfer element crosses over the first lateral section of the peripheral portion of the n-th transfer element.Type: GrantFiled: August 19, 2020Date of Patent: February 7, 2023Assignee: Au Optronics CorporationInventors: Min-Tse Lee, Sheng-Yen Cheng, Yueh-Hung Chung, Ya-Ling Hsu, Chen-Hsien Liao, Peng-Che Tai, Ping-Hung Shih
-
Patent number: 11506923Abstract: A display panel includes a substrate, a plurality of standard pixel units, and a plurality of dummy pixel units. A plurality of first conductor patterns and a plurality of shield blocks of a shield pattern layer are arranged in an array above the substrate. Each of the standard pixel units includes one of the first conductor patterns and a first shield block of the shield blocks. The first shield blocks and the first conductor patterns are overlapped, respectively. Each of the dummy pixel units includes a second shield block of the shield blocks. The second shield blocks and the first conductor patterns are not overlapped. A first edge of the substrate is spaced apart from a second edge of one of the standard pixel units adjacent to the dummy pixel units by a first distance. The first distance is within a range from 50 ?m to 3000 ?m.Type: GrantFiled: October 20, 2021Date of Patent: November 22, 2022Assignee: Au Optronics CorporationInventors: Ping-Hung Shih, Wei-Chieh Sun, Peng-Che Tai, Chia-Heng Chen, Jhih-Ci Chen, Meng-Ting Hsieh
-
Publication number: 20220043296Abstract: A display panel includes a substrate, a plurality of standard pixel units, and a plurality of dummy pixel units. A plurality of first conductor patterns and a plurality of shield blocks of a shield pattern layer are arranged in an array above the substrate. Each of the standard pixel units includes one of the first conductor patterns and a first shield block of the shield blocks. The first shield blocks and the first conductor patterns are overlapped, respectively. Each of the dummy pixel units includes a second shield block of the shield blocks. The second shield blocks and the first conductor patterns are not overlapped. A first edge of the substrate is spaced apart from a second edge of one of the standard pixel units adjacent to the dummy pixel units by a first distance. The first distance is within a range from 50 ?m to 3000 ?m.Type: ApplicationFiled: October 20, 2021Publication date: February 10, 2022Applicant: Au Optronics CorporationInventors: Ping-Hung Shih, Wei-Chieh Sun, Peng-Che Tai, Chia-Heng Chen, Jhih-Ci Chen, Meng-Ting Hsieh
-
Patent number: 11194188Abstract: A display panel includes a substrate, a plurality of standard pixel units, and a plurality of dummy pixel units. A plurality of first conductor patterns and a plurality of shield blocks of a shield pattern layer are arranged in an array above the substrate. Each of the standard pixel units includes one of the first conductor patterns and a first shield block of the shield blocks. The first shield blocks and the first conductor patterns are overlapped, respectively. Each of the dummy pixel units includes a second shield block of the shield blocks. The second shield blocks and the first conductor patterns are not overlapped. A first edge of the substrate is spaced apart from a second edge of one of the standard pixel units adjacent to the dummy pixel units by a first distance. The first distance is within a range from 50 ?m to 3000 ?m.Type: GrantFiled: November 10, 2019Date of Patent: December 7, 2021Assignee: Au Optronics CorporationInventors: Ping-Hung Shih, Wei-Chieh Sun, Peng-Che Tai, Chia-Heng Chen, Jhih-Ci Chen, Meng-Ting Hsieh
-
Patent number: 10971047Abstract: A device substrate including a substrate and 1st-stage to nth-stage driver units. Each of the 1st-stage to nth-stage driver units includes a pulldown element, a reset element, and an output element. A gate of the pulldown element is used for receiving a corresponding first start signal or a reset signal. A gate of the reset element is used for receiving the reset signal. A drain of the output element is used for outputting a corresponding gate driving signal. A gate of the pulldown element of the nth-stage driver unit is electrically connected with the gate of the reset element of the nth-stage driver unit so as to make the gate of the pulldown element of the nth-stage driver unit be used for receiving the reset signal.Type: GrantFiled: October 8, 2019Date of Patent: April 6, 2021Assignee: Au Optronics CorporationInventors: Chia-Heng Chen, Yi-Fu Chen, Ping-Hung Shih, Wei-Chieh Sun, Peng-Che Tai, Jhih-Ci Chen
-
Publication number: 20210057453Abstract: A pixel array substrate, including gate elements and transfer elements, is provided. The gate elements include an n-th gate element and an m-th gate element. The transfer elements include a n-th transfer element and an m-th transfer element electrically connected to the n-th gate element and the m-th gate element respectively. A peripheral portion of each of the transfer elements includes a first straight section. A peripheral portion of the n-th transfer element further includes a first lateral section. The first lateral section of the n-th transfer element and the first straight section of the n-th transfer element respectively belong to a first conductive layer and a second conductive layer. A peripheral portion of the m-th transfer element crosses over the first lateral section of the peripheral portion of the n-th transfer element.Type: ApplicationFiled: August 19, 2020Publication date: February 25, 2021Applicant: Au Optronics CorporationInventors: Min-Tse Lee, Sheng-Yen Cheng, Yueh-Hung Chung, Ya-Ling Hsu, Chen-Hsien Liao, Peng-Che Tai, Ping-Hung Shih
-
Publication number: 20200410914Abstract: A device substrate including a substrate and 1st-stage to nth-stage driver units. Each of the 1st-stage to nth-stage driver units includes a pulldown element, a reset element, and an output element. A gate of the pulldown element is used for receiving a corresponding first start signal or a reset signal. A gate of the reset element is used for receiving the reset signal. A drain of the output element is used for outputting a corresponding gate driving signal. A gate of the pulldown element of the nth-stage driver unit is electrically connected with the gate of the reset element of the nth-stage driver unit so as to make the gate of the pulldown element of the nth-stage driver unit be used for receiving the reset signal.Type: ApplicationFiled: October 8, 2019Publication date: December 31, 2020Applicant: Au Optronics CorporationInventors: Chia-Heng Chen, Yi-Fu Chen, Ping-Hung Shih, Wei-Chieh Sun, Peng-Che Tai, Jhih-Ci Chen
-
Publication number: 20200166797Abstract: A display panel includes a substrate, a plurality of standard pixel units, and a plurality of dummy pixel units. A plurality of first conductor patterns and a plurality of shield blocks of a shield pattern layer are arranged in an array above the substrate. Each of the standard pixel units includes one of the first conductor patterns and a first shield block of the shield blocks. The first shield blocks and the first conductor patterns are overlapped, respectively. Each of the dummy pixel units includes a second shield block of the shield blocks. The second shield blocks and the first conductor patterns are not overlapped. A first edge of the substrate is spaced apart from a second edge of one of the standard pixel units adjacent to the dummy pixel units by a first distance. The first distance is within a range from 50 ?m to 3000 ?m.Type: ApplicationFiled: November 10, 2019Publication date: May 28, 2020Applicant: Au Optronics CorporationInventors: Ping-Hung Shih, Wei-Chieh Sun, Peng-Che Tai, Chia-Heng Chen, Jhih-Ci Chen, Meng-Ting Hsieh
-
Publication number: 20140010146Abstract: In accordance with an example embodiment of the present invention, a method comprises allocating a control channel resource in a wireless relay transmission frame on a wireless relay link; generating a control signaling based on at least one of a resource allocation scheme, a status of the wireless relay link and a traffic condition of the wireless relay link; mapping the control signaling to the allocated control channel resource via at least one of a time-first mapping, a frequency-first mapping, and a multiplexing mapping; and transmitting the control signaling in the allocated control channel resource on the wireless relay link to at least one associated relay node.Type: ApplicationFiled: September 9, 2013Publication date: January 9, 2014Applicant: Nokia Siemens Networks OyInventors: Erlin Zeng, Haiming Wang, Xiangguang Che, Chungyan Gao, Peng Che, Jing Han