Patents by Inventor Peter B. Gillingham
Peter B. Gillingham has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7633960Abstract: A lookup table for searching for a longest prefix match for a key is disclosed. The lookup table provides a match for a key in a single search cycle. The number of matches stored in the lookup table is maximized by storing each match in only one location in the lookup table. The binary tree is divided into a plurality of levels and each level has a plurality of subtrees. A subtree descriptor stored for a subtree includes a field for each node in the subtree. The state of the field indicates whether an entry for the node is stored in the table. The bit vector allows indexing of the single match stored for the key.Type: GrantFiled: January 4, 2008Date of Patent: December 15, 2009Assignee: Mosaid Technologies Inc.Inventors: David A. Brown, Peter B. Gillingham
-
Patent number: 7599246Abstract: A clock applying circuit for a synchronous memory is comprised or a clock input for receiving a clock input signal, apparatus connected to the synchronous memory for receiving a driving clock signal, and a tapped delay line for receiving the clock input signal and for delivering the clock driving signal to the synchronous memory in synchronism with but delayed from the clock input signal, the delay being a small fraction of the clock period or the clock input signal.Type: GrantFiled: August 1, 2005Date of Patent: October 6, 2009Assignee: MOSAID Technologies, Inc.Inventors: Richard C. Foss, Peter B. Gillingham, Graham Allan
-
Publication number: 20090039927Abstract: A clock mode configuration circuit for a memory device is described. A memory system includes any number of memory devices serially connected to each other, where each memory device receives a clock signal. The clock signal can be provided either in parallel to all the memory devices or serially from memory device to memory device through a common clock input. The clock mode configuration circuit in each memory device is set to a parallel mode for receiving the parallel clock signal, and to a serial mode for receiving a source synchronous clock signal from a prior memory device. Depending on the set operating mode, the data input circuits will be configured for the corresponding data signal format, and the corresponding clock input circuits will be either enabled or disabled. The parallel mode and the serial mode is set by sensing a voltage level of a reference voltage provided to each memory device.Type: ApplicationFiled: February 15, 2008Publication date: February 12, 2009Applicant: MOSAID TECHNOLOGIES INCORPORATEDInventors: Peter B. GILLINGHAM, Graham ALLAN
-
Patent number: 7346009Abstract: A lookup table for searching for a longest prefix match for a key is disclosed. The lookup table provides a match for a key in a single search cycle. The number of matches stored in the lookup table is maximized by storing each match in only one location in the lookup table. The binary tree is divided into a plurality of levels and each level has a plurality of subtrees. A subtree descriptor stored for a subtree includes a field for each node in the subtree. The state of the field indicates whether an entry for the node is stored in the table. The bit vector allows indexing of the single match stored for the key.Type: GrantFiled: September 30, 2002Date of Patent: March 18, 2008Assignee: MOSAID Technologies, Inc.Inventors: David A. Brown, Peter B. Gillingham
-
Patent number: 6992950Abstract: A clock applying circuit for a synchronous memory is comprised of a clock input for receiving a clock input signal, apparatus connected to the synchronous memory for receiving a driving clock signal, and a tapped delay line for receiving the clock input signal and for delivering the clock driving signal to the synchronous memory in synchronism with but delayed from the clock input signal, the delay being a small fraction of the clock period of the clock input signal.Type: GrantFiled: August 21, 2003Date of Patent: January 31, 2006Assignee: MOSAID Technologies IncorporatedInventors: Richard C. Foss, Peter B. Gillingham, Graham Allan
-
Patent number: 6980448Abstract: A circuit for providing an output voltage for a DRAM word line which can be used to drive memory word lines which can be as high as 2Vdd. Transistors in a boosting circuit are fully switched, eliminating reduction of the boosting voltage by Vtn through the transistors. The boosting capacitors are charge by Vdd. A regulator detects conduction current of a replica of a memory cell access transistor, shutting off the boosting circuit clock oscillator when the correct voltage to operate the access transistor has been reached.Type: GrantFiled: June 17, 2003Date of Patent: December 27, 2005Assignee: MOSAID Technologies, Inc.Inventors: Richard C. Foss, Peter B. Gillingham, Robert F. Harland, Valerie L. Lines
-
Publication number: 20040130962Abstract: A clock applying circuit for a synchronous memory is comprised of a clock input for receiving a clock input signal, apparatus connected to the synchronous memory for receiving a driving clock signal, and a tapped delay line for receiving the clock input signal and for delivering the clock driving signal to the synchronous memory in synchronism with but delayed from the clock input signal, the delay being a small fraction of the clock period of the clock input signal.Type: ApplicationFiled: August 21, 2003Publication date: July 8, 2004Applicant: MOSAID Technologies IncorporatedInventors: Richard C. Foss, Peter B. Gillingham, Graham Allan
-
Patent number: 6744688Abstract: A system and method for reduction of power consumed by a searchline buffer and control circuit during a CAM search-and-compare operation. The data buffer circuit samples one bit of a search word and a mask bit for driving a pair of complementary searchlines with the appropriate logic levels. The complementary searchlines are precharged to a mid-point voltage level between the high logic level voltage and the low logic level voltage during a precharge phase. The mid-point voltage level is applied on each searchline by sharing charge from the searchline at the high logic level voltage with the searchline at the low logic level voltage. Additional control logic compares the searchline data of the current search-and-compare operation with the next search-and-compare operation, to inhibit searchline precharging when both searchline data are at the same logic level.Type: GrantFiled: February 4, 2003Date of Patent: June 1, 2004Assignee: MOSAID Technologies IncorporatedInventors: Peter B. Gillingham, Abdullah Ahmed
-
Publication number: 20040062208Abstract: A lookup table for searching for a longest prefix match for a key is disclosed. The lookup table provides a match for a key in a single search cycle. The number of matches stored in the lookup table is maximized by storing each match in only one location in the lookup table. The binary tree is divided into a plurality of levels and each level has a plurality of subtrees. A subtree descriptor stored for a subtree includes a field for each node in the subtree. The state of the field indicates whether an entry for the node is stored in the table. The bit vector allows indexing of the single match stored for the key.Type: ApplicationFiled: September 30, 2002Publication date: April 1, 2004Applicant: MOSAID Technologies Inc.Inventors: David A. Brown, Peter B. Gillingham
-
Publication number: 20040036456Abstract: A circuit for providing an output voltage for a DRAM word line which can be used to drive memory word lines which can be as high as 2Vdd. Transistors in a boosting circuit are fully switched, eliminating reduction of the boosting voltage by Vtn through the transistors. The boosting capacitors are charge by Vdd. A regulator detects conduction current of a replica of a memory cell access transistor, shutting off the boosting circuit clock oscillator when the correct voltage to operate the access transistor has been reached.Type: ApplicationFiled: June 17, 2003Publication date: February 26, 2004Applicant: MOSAID Technologies IncorporatedInventors: Richard C. Foss, Peter B. Gillingham, Robert F. Harland, Valerie L. Lines
-
Patent number: 6657919Abstract: A clock applying circuit for a synchronous memory is comprised of a clock input for receiving a clock input signal, apparatus connected to the synchronous memory for receiving a driving clock signal, and a tapped delay line for receiving the clock input signal and for delivering the clock driving signal to the synchronous memory in synchronism with but delayed from the clock input signal, the delay being a small fraction of the clock period of the clock input signal.Type: GrantFiled: January 17, 2003Date of Patent: December 2, 2003Assignee: MOSAID Technologies IncorporatedInventors: Richard C. Foss, Peter B. Gillingham, Graham Allan
-
Patent number: 6657918Abstract: A clock applying circuit for a synchronous memory is comprised of a clock input for receiving a clock input signal, apparatus connected to the synchronous memory for receiving a driving clock signal, and a tapped delay line for receiving the clock input signal and for delivering the clock driving signal to the synchronous memory in synchronism with but delayed from the clock input signal, the delay being a small fraction of the clock period of the clock input signal.Type: GrantFiled: October 23, 2002Date of Patent: December 2, 2003Assignee: Mosaid Technologies IncorporatedInventors: Richard C. Foss, Peter B. Gillingham, Graham Allan
-
Patent number: 6614705Abstract: A circuit for providing an output voltage for a DRAM word line which can be used to drive memory word lines which can be as high as 2Vdd. Transistors in a boosting circuit are fully switched, eliminating reduction of the boosting voltage by Vtn through the transistors. The boosting capacitors are charge by Vdd. A regulator detects conduction current of a replica of a memory cell access transistor, shutting off the boosting circuit clock oscillator when the correct voltage to operate the access transistor has been reached.Type: GrantFiled: March 28, 2001Date of Patent: September 2, 2003Assignee: Mosaid Technologies, Inc.Inventors: Richard C. Foss, Peter B. Gillingham, Robert F. Harland, Valerie L. Lines
-
Publication number: 20030161209Abstract: A system and method for reduction of power consumed by a searchline buffer and control circuit during a CAM search-and-compare operation. The data buffer circuit samples one bit of a search word and a mask bit for driving a pair of complementary searchlines with the appropriate logic levels. The complementary searchlines are precharged to a mid-point voltage level between the high logic level voltage and the low logic level voltage during a precharge phase. The mid-point voltage level is applied on each searchline by sharing charge from the searchline at the high logic level voltage with the searchline at the low logic level voltage. Additional control logic compares the searchline data of the current search-and-compare operation with the next search-and-compare operation, to inhibit searchline precharging when both searchline data are at the same logic level.Type: ApplicationFiled: February 4, 2003Publication date: August 28, 2003Inventors: Peter B. Gillingham, Abdullah Ahmed
-
Publication number: 20030126356Abstract: A SLDRAM System is provided with a plurality of in-circuit, calibratable memory modules and a memory controller for issuing unicast and multicast command packets to the memory modules. Command packets are transmitted over a unidirectional command link that includes a complementary pair of command clock lines, a command FLAG line and a plurality of noncomplemented command bit lines. Each of the command clock lines, command bit lines and the FLAG line is a SLIO transmission line. Data transfer operations are carried out in response to the command packets over one or more bidirectional data links that each includes two complementary pairs of data clock lines, and a plurality of noncomplemented data bit lines. Each of the data clock lines and the data bit lines is a SLIO transmission line. Each SLIO transmission line is single-end terminated and preferably tapped into by way of stub resistors.Type: ApplicationFiled: June 19, 2002Publication date: July 3, 2003Applicant: Advanced Memory International, Inc.Inventors: David B. Gustavson, David V. James, Hans A. Wiggers, Peter B. Gillingham, Cormac M. O'Connell, Bruce Millar, Jean Crepeau, Kevin J. Ryan, Terry R. Lee, Brent Keeth, Troy A. Manning, Donald N. North, Desi Rhoden, Henry Stracovsky, Yoshikazu Morooka
-
Patent number: 6584003Abstract: A low power CAM architecture is disclosed. Matchlines of the CAM array are sequential into a main search portion and a main search portion. After issuing a search command, a main search operation is conducted on the main search portion of the matchline. If the result of the main search is a match, then the main search is subsequently conducted on the main search portion of the matchline. If the result of main search is a mismatch, then the main search is disabled, and consequently there is no power dissipation on the main search portion of the matchlines. Main search and main search operations can be pipelined to maintain high throughput with minimum latency. Power consumption is further reduced by using a matchline sense circuit for detecting a current on the main search and main search portions of the matchline.Type: GrantFiled: April 30, 2002Date of Patent: June 24, 2003Assignee: Mosaid Technologies IncorporatedInventors: Jin-Ki Kim, Peter Vlasenko, Douglas Perry, Peter B. Gillingham
-
Patent number: 6580654Abstract: A circuit for providing an output voltage for a DRAM word line which can be used to drive memory word lines which can be as high as 2Vdd. Transistors in a boosting circuit are fully switched, eliminating reduction of the boosting voltage by Vtn through the transistors. The boosting capacitors are charge by Vdd. A regulator detects conduction current of a replica of a memory cell access transistor, shutting off the boosting circuit clock oscillator when the correct voltage to operate the access transistor has been reached.Type: GrantFiled: January 24, 2002Date of Patent: June 17, 2003Assignee: Mosaid Technologies, Inc.Inventors: Richard C. Foss, Peter B. Gillingham, Robert F. Harland, Valerie L. Lines
-
Patent number: RE40075Abstract: A method of processing data having one of four voltage levels stored in a DRAM cell is comprised of sensing whether or not the data voltage is above or below a voltage level midway between a highest and a lowest of the four levels, setting the voltage on a reference line higher than the lowest and lower than the next highest of the four levels in the event the data voltage is below the midway voltage level, and setting the voltage on the reference line higher than the second highest and lower than the highest of the four levels in the event the data voltage is above the midway point, and sensing whether the data voltage is higher or lower than the reference line, whereby which of the four levels the data occupies is read.Type: GrantFiled: September 1, 2000Date of Patent: February 19, 2008Assignee: MOSAID Technologies, IncorporatedInventor: Peter B. Gillingham
-
Patent number: RE40326Abstract: A single chip display processor comprised of a dynamic random access memory (DRAM) for storing at least one of graphics and video pixel data, a pixel data unit (PDU) for processing the pixel data, integrated in the same integrated circuit (IC) chip as the DRAM, the IC chip further comprising a massively parallel bus for transferring blocks of pixel data at the same time from the DRAM to the PDU, whereby the PDU can process the blocks of pixel data for subsequent display of processed pixel data.Type: GrantFiled: October 4, 2002Date of Patent: May 20, 2008Assignee: Mosaid Technologies IncorporatedInventors: Dennis A. Fielder, James H. Derbyshire, Peter B. Gillingham, Randy R. Torrance, Cormac M. O'Connell
-
Patent number: RE40552Abstract: Apparatus and methods for controlling the sensing of bit lines which facilitates the distribution of bit line charging current to be distributed any time, and facilitates the fast raising of the sense modes to full logic levels. An embodiment is comprised of a plurality of bit storage capacitors, a folded bit line for receiving charge stored on one of the capacitors, having bit line capacitance, a sense amplifier having a pair of sense nodes for sensing a voltage differential across the sense nodes, apparatus connected to the bit line and the sense nodes for imperfectly isolating the sense nodes from the bit line whereby current can leak therethrough, apparatus for enabling the sense amplifier and for disabling the isolating apparatus and thereby removing the isolation between the sense amplifier and the bit line, whereby current passing through the sense amplifier to the sense nodes is enabled to charge the bit line capacitance through the isolating apparatus to predetermined logic voltage level.Type: GrantFiled: December 21, 2001Date of Patent: October 28, 2008Assignee: Mosaid Technologies, Inc.Inventors: Richard C. Foss, Peter B. Gillingham, Robert Harland, Masami Mitsuhashi, Atsushi Wada