Patents by Inventor Peter C. Metz
Peter C. Metz has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11947239Abstract: The present disclosure provide for active boost in an electrical driver via a frequency comparator, configured to determine operational characteristics of an electrical circuit connected to an optical modulator based on a frequency difference between a ring oscillator and the clock signal; an electrical driver configured to drive a phase shift of a first optical signal carried on a first arm relative to a second optical signal carried on a second arm of an optical modulator, the electrical driver comprising: a first signal pathway, connected to the first arm of the optical modulator, wherein the first signal pathway includes: an adjustable gain inverter, electrically connected to first and second nodes; a fixed gain inverter, electrically connected to the first and second nodes; an inductor electrically connected between the second node and a third node; and a non-inverting amplifier connected between the third node and the first node.Type: GrantFiled: August 18, 2022Date of Patent: April 2, 2024Assignee: Cisco Technology, Inc.Inventors: Craig S. Appel, Peter C. Metz
-
Publication number: 20220390807Abstract: The present disclosure provide for active boost in an electrical driver via a frequency comparator, configured to determine operational characteristics of an electrical circuit connected to an optical modulator based on a frequency difference between a ring oscillator and the clock signal; an electrical driver configured to drive a phase shift of a first optical signal carried on a first arm relative to a second optical signal carried on a second arm of an optical modulator, the electrical driver comprising: a first signal pathway, connected to the first arm of the optical modulator, wherein the first signal pathway includes: an adjustable gain inverter, electrically connected to first and second nodes; a fixed gain inverter, electrically connected to the first and second nodes; an inductor electrically connected between the second node and a third node; and a non-inverting amplifier connected between the third node and the first node.Type: ApplicationFiled: August 18, 2022Publication date: December 8, 2022Inventors: Craig S. APPEL, Peter C. METZ
-
Publication number: 20220337194Abstract: Embodiments provide for a tunable driving circuit by monitoring a frequency of a ring oscillator of an electrical integrated circuit connected to an optical modulator to determine operational characteristics of the electrical integrated circuit; setting, based on the operational characteristics, a driving voltage for a plurality of tunable inverters and a plurality of fixed gain inverters that control the optical modulator, wherein each tunable inverter of the plurality of tunable inverters is connected in parallel with a corresponding fixed gain inverter of the plurality of fixed gain inverters on one of a first arm and a second arm connected to the optical modulator; and setting an amplification strength for the plurality of tunable inverters based on the operational characteristics.Type: ApplicationFiled: July 5, 2022Publication date: October 20, 2022Inventors: Craig S. APPEL, Peter C. METZ, Joseph V. PAMPANIN, Sanjay SUNDER
-
Patent number: 11454856Abstract: The present disclosure provide for active boost in an electrical driver via a frequency comparator, configured to determine operational characteristics of an electrical circuit connected to an optical modulator based on a frequency difference between a ring oscillator and the clock signal; an electrical driver configured to drive a phase shift of a first optical signal carried on a first arm relative to a second optical signal carried on a second arm of an optical modulator, the electrical driver comprising: a first signal pathway, connected to the first arm of the optical modulator, wherein the first signal pathway includes: an adjustable gain inverter, electrically connected to first and second nodes; a fixed gain inverter, electrically connected to the first and second nodes; an inductor electrically connected between the second node and a third node; and a non-inverting amplifier connected between the third node and the first node.Type: GrantFiled: January 18, 2020Date of Patent: September 27, 2022Assignee: Cisco Technology, Inc.Inventors: Craig S. Appel, Peter C. Metz
-
Patent number: 11411538Abstract: Embodiments provide for a tunable driving circuit by monitoring a frequency of a ring oscillator of an electrical integrated circuit connected to an optical modulator to determine operational characteristics of the electrical integrated circuit; setting, based on the operational characteristics, a driving voltage for a plurality of tunable inverters and a plurality of fixed gain inverters that control the optical modulator, wherein each tunable inverter of the plurality of tunable inverters is connected in parallel with a corresponding fixed gain inverter of the plurality of fixed gain inverters on one of a first arm and a second arm connected to the optical modulator; and setting an amplification strength for the plurality of tunable inverters based on the operational characteristics.Type: GrantFiled: May 20, 2019Date of Patent: August 9, 2022Assignee: Cisco Technology, Inc.Inventors: Craig S. Appel, Peter C. Metz, Joseph V. Pampanin, Sanjay Sunder
-
Publication number: 20210223659Abstract: The present disclosure provide for active boost in an electrical driver via a frequency comparator, configured to determine operational characteristics of an electrical circuit connected to an optical modulator based on a frequency difference between a ring oscillator and the clock signal; an electrical driver configured to drive a phase shift of a first optical signal carried on a first arm relative to a second optical signal carried on a second arm of an optical modulator, the electrical driver comprising: a first signal pathway, connected to the first arm of the optical modulator, wherein the first signal pathway includes: an adjustable gain inverter, electrically connected to first and second nodes; a fixed gain inverter, electrically connected to the first and second nodes; an inductor electrically connected between the second node and a third node; and a non-inverting amplifier connected between the third node and the first node.Type: ApplicationFiled: January 18, 2020Publication date: July 22, 2021Inventors: Craig S. APPEL, Peter C. METZ
-
Publication number: 20200373885Abstract: Embodiments provide for a tunable driving circuit by monitoring a frequency of a ring oscillator of an electrical integrated circuit connected to an optical modulator to determine operational characteristics of the electrical integrated circuit; setting, based on the operational characteristics, a driving voltage for a plurality of tunable inverters and a plurality of fixed gain inverters that control the optical modulator, wherein each tunable inverter of the plurality of tunable inverters is connected in parallel with a corresponding fixed gain inverter of the plurality of fixed gain inverters on one of a first arm and a second arm connected to the optical modulator; and setting an amplification strength for the plurality of tunable inverters based on the operational characteristics.Type: ApplicationFiled: May 20, 2019Publication date: November 26, 2020Inventors: Craig S. APPEL, Peter C. METZ, Joseph V. PAMPANIN, Sanjay SUNDER
-
Patent number: 8929689Abstract: An optical modulator is configured to include multiple modulating sections formed along each arm and create a unary-encoded optical output signal by driving the number of sections required to represent the data value being transmitted (e.g., three sections driven to represent the data value “3”, four sections driven to represent the data value “4”). An auxiliary modulating section, isolated from the optical signal path, is included for creating a path for current flow in situations where only an odd number of modulating sections are required to represent the data. The activation of the auxiliary modulation section minimizes the current imbalance that would otherwise be present along a common node of the arrangement.Type: GrantFiled: March 7, 2012Date of Patent: January 6, 2015Assignee: Cisco Technology, Inc.Inventors: Peter C. Metz, Bipin Dama, Kalpendu Shastri
-
Publication number: 20120230626Abstract: An optical modulator is configured to include multiple modulating sections formed along each arm and create a unary-encoded optical output signal by driving the number of sections required to represent the data value being transmitted (e.g., three sections driven to represent the data value “3”, four sections driven to represent the data value “4”). An auxiliary modulating section, isolated from the optical signal path, is included for creating a path for current flow in situations where only an odd number of modulating sections are required to represent the data. The activation of the auxiliary modulation section minimizes the current imbalance that would otherwise be present along a common node of the arrangement.Type: ApplicationFiled: March 7, 2012Publication date: September 13, 2012Applicant: LIGHTWIRE, INC.Inventors: Peter C. Metz, Bipin Dama, Kalpendu Shastri
-
Patent number: 7486746Abstract: Clock and data recovery circuitry includes an interleaved sampler having multiple integrators, where at least one of the integrators integrates the input data for at least two unit intervals (UIs). One embodiment includes a four-way interleaved sampler, where each integrator in the sampler integrates the input data for two UIs, where each integrator is sampled at or near the middle of its two-UI integration cycle. In an exemplary 10-GHz system, the reset cycle of each integrator may begin many tens of picoseconds after the data is sampled. Since the signal is sampled near the center of the integration cycle and is not highly proximate to the time of the integrator reset, the latch signal has a window of uncertainty extending into the length of a data bit cell with little possibility of latching erroneous data. The sensitivity of the clock recovery circuitry may be optimized by centering the latch function over the time of highest signal level, thereby maximizing signal-to-noise ratio.Type: GrantFiled: February 23, 2007Date of Patent: February 3, 2009Assignee: Agere Systems Inc.Inventors: Donald R. Laturell, Peter C. Metz, Baiying Yu
-
Patent number: 7400181Abstract: Methods and apparatus are provided for delay line control using receive data. A delay in a Delay-Locked-Loop circuit is controlled by obtaining a plurality of samples of one or more received signals for each unit interval; determining a data eye width in the one or more received signals; and adjusting a delay of at least one clock signal based on the data eye width. For example, the measured data eye width can be compared to a predefined value, such as a desired or ideal value. Generally, the delay is not adjusted in accordance with the present invention until the Delay-Locked-Loop circuit has reached a locked condition based on one or more predefined criteria.Type: GrantFiled: September 30, 2005Date of Patent: July 15, 2008Assignee: Agere Systems Inc.Inventors: Peter C. Metz, Gregory W. Sheets
-
Patent number: 7352313Abstract: Methods and apparatus are provided for improved digital-to-analog conversion. The disclosed digital-to-analog converter comprises a master digital-to-analog converter that generates a master analog value, and a slave digital-to-analog converter that generates a slave analog value that is based on the master analog value. The slave analog value can be, for example, substantially proportional to the master analog value. The master D/A converter can be varied during a coarse tuning mode, while the input to the slave D/A can be fixed, for example, to an approximately mid-range value until the master analog value satisfies one or more predefined conditions. Thereafter, during a fine tuning mode, the slave D/A converter can be varied, while the master D/A converter is fixed, so that the output Y is equal to a desired value (within a specified tolerance).Type: GrantFiled: May 31, 2005Date of Patent: April 1, 2008Assignee: Agere Systems Inc.Inventors: Christopher J. Abel, Peter C. Metz
-
Patent number: 7330060Abstract: Methods and apparatus are provided for sigma-delta delay control in a Delay-Locked-Loop that employs a delay line to generate a clock signal based on a reference signal. A first value is generated if a clock signal has a time lead relative to a reference signal; and a second value is generated if a clock signal has a time lag relative to a reference signal. The first and second values are accumulated to generate an N bit digital word; and the N bit digital word is reduced to an M bit digital word, where M is less than N. Thereafter, the M bit digital word can be converted to an analog bias signal. The reducing step can be performed, for example, by a sigma-delta modulator. The high frequency quantization noise generated by the sigma-delta modulator can be filtered using a low pass filter. The converting step can be performed by a digital-to-analog converter, such as a master/slave digital-to-analog converter.Type: GrantFiled: September 7, 2005Date of Patent: February 12, 2008Assignee: Agere Systems Inc.Inventors: Christopher J. Abel, Abhishek Duggal, Peter C. Metz, Vladimir Sindalovsky
-
Patent number: 7271621Abstract: Methods and apparatus are provided for trimming a phase detector in a delay-locked-loop. A latch that evaluates a phase offset between two signals is trimmed by applying two signals to the latch that are substantially phase aligned; obtaining a phase offset between the two signals measured by the latch; and adjusting a trim setting of one or more buffers associated with the two signals until the phase offset satisfies one or more predefined criteria. The two signals can be a clock signal and an inverted version of the clock signal. The two signals can be a source of phase aligned data generated from a single clock source.Type: GrantFiled: September 30, 2005Date of Patent: September 18, 2007Assignee: Agere Systems Inc.Inventor: Peter C. Metz
-
Patent number: 7212048Abstract: A circuit (e.g., a receiver) has a delay loop (e.g., a voltage-controlled delay loop) and (at least) two phase detectors (PDs), where each PD compares a different pair of clock signals generated by the delay loop. The outputs of the different PDs are then used to generate a control signal for adjusting the delays provided by the delay elements in the delay loop. In one implementation, the control signal indicates that a delay adjustment should be made only if both PDs agree on that adjustment. This multiple-PD technique can reduce jitter that could otherwise result from a non-50% duty cycle in the reference clock signal used by the delay loop to generate its multiple clock signals.Type: GrantFiled: May 26, 2005Date of Patent: May 1, 2007Assignee: Agere Systems Inc.Inventors: Peter C. Metz, Vladimir Sindalovsky, Lane A. Smith
-
Patent number: 7209525Abstract: Clock and data recovery circuitry includes an interleaved sampler having multiple integrators, where at least one of the integrators integrates the input data for at least two unit intervals (UIs). One embodiment includes a four-way interleaved sampler, where each integrator in the sampler integrates the input data for two UIs, where each integrator is sampled at or near the middle of its two-UI integration cycle. In an exemplary 10-GHz system, the reset cycle of each integrator may begin many tens of picoseconds after the data is sampled. Since the signal is sampled near the center of the integration cycle and is not highly proximate to the time of the integrator reset, the latch signal has a window of uncertainty extending into the length of a data bit cell with little possibility of latching erroneous data. The sensitivity of the clock recovery circuitry may be optimized by centering the latch function over the time of highest signal level, thereby maximizing signal-to-noise ratio.Type: GrantFiled: November 18, 2002Date of Patent: April 24, 2007Assignee: Agere Systems Inc.Inventors: Donald R. Laturell, Peter C. Metz, Baiying Yu
-
Publication number: 20040096013Abstract: Clock and data recovery circuitry includes an interleaved sampler having multiple integrators, where at least one of the integrators integrates the input data for at least two unit intervals (UIs). One embodiment includes a four-way interleaved sampler, where each integrator in the sampler integrates the input data for two UIs, where each integrator is sampled at or near the middle of its two-UI integration cycle. In an exemplary 10-GHz system, the reset cycle of each integrator may begin many tens of picoseconds after the data is sampled. Since the signal is sampled near the center of the integration cycle and is not highly proximate to the time of the integrator reset, the latch signal has a window of uncertainty extending into the length of a data bit cell with little possibility of latching erroneous data. The sensitivity of the clock recovery circuitry may be optimized by centering the latch function over the time of highest signal level, thereby maximizing signal-to-noise ratio.Type: ApplicationFiled: November 18, 2002Publication date: May 20, 2004Inventors: Donald R. Laturell, Peter C. Metz, Baiying Yu
-
Patent number: 6700944Abstract: A method and apparatus for detecting the phase difference between an input data signal and a local clock signal is provided. An input data signal is frequency divided and then fed through a series connection of a pair of data latches. Signals provided at the input and outputs of the pair of the data latches are exclusively-ORed to provide a variable width pulse signal and a reference pulse signal that may be used in a phase-locked loop to align the local clock with the input data signal in a predetermined phase relationship. A re-timed data signal is provided by inputting the input data signal to a data latch clocked with an inverted phase-aligned clock signal.Type: GrantFiled: May 30, 2000Date of Patent: March 2, 2004Assignee: Agere Systems Inc.Inventors: James D. Chlipala, John M. Khoury, Kadaba R. Lakshmikumar, Peter C. Metz
-
Patent number: 5040035Abstract: In certain circuits, it is desirable to match the electrical characteristics, (e.g., thresholds), of two (or more) MOS transistors. For example, in an ECL output buffer, a first transistor is a voltage reference, and a second transistor is an output buffer controlled by this voltage reference. However, the orientation of the transistors may affect their electrical characteristics. This may be due to the source/drain ion implantation step that occurs at an angle off the vertical, or other processing effects. The present invention provides symmetrical MOS transistors having characteristics that are independent of orientation. For example, a square gate layout provides both vertical and horizontal current components, thereby obtaining 90 degree rotational symmetry.Type: GrantFiled: December 27, 1990Date of Patent: August 13, 1991Assignee: AT&T Bell LaboratoriesInventors: Thaddeus J. Gabara, Peter C. Metz
-
Patent number: 4947061Abstract: Disclosed is an output buffer circuit which converts from CMOS to ECL voltage levels using only CMOS technology. An external resistor provides the buffer with reference voltage levels in combination with a reference circuit. The high and low voltage references are coupled to the gates of separate biasing transistors in separate branches of the buffer circuit. A third transistor controls whether one or both branches will be coupled to the buffer output. In the first case, the low voltage level is established, and in the second case, the high voltage level is set. Additional transistors can be provided to remove charge buildup on the third transistor.Type: GrantFiled: February 13, 1989Date of Patent: August 7, 1990Assignee: AT&T Bell LaboratoriesInventors: Peter C. Metz, Robert L. Pritchett