Patents by Inventor Peter D. Nunan
Peter D. Nunan has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7619229Abstract: A technique for matching performance of ion implantation devices using an in-situ mask. In one particular exemplary embodiment, ion implantation is performed on a portion of a substrate while the remainder is masked off. The substrate is then moved to a second implanter tool. Implantation is then performed on another portion of the same substrate using the second tool while a mask covers the remainder of the substrate, including the first portion. After the second implantation process, parametric testing may be performed on semiconductor devices manufactured on the first and second portions to determine if there is variation in one or more performance characteristics of these semiconductor devices. If variations are found, changes may be suggested to one or more operating parameters of one of the implantation tools to reduce performance variation of implanters within the fabrication facility.Type: GrantFiled: October 16, 2006Date of Patent: November 17, 2009Assignee: Varian Semiconductor Equipment Associates, Inc.Inventors: Peter D. Nunan, Bret W. Adams
-
Publication number: 20090137106Abstract: A method for using ion implantation to create a precision trench in a mask or semiconductor substrate and to alter the optical properties of a mask or semiconductor substrate. In one embodiment, the method may include providing a semiconductor substrate or a mask, forming a damage layer in semiconductor substrate or the mask via ion implantation; wherein the damage layer is formed to a desired depth of the trench; etching the semiconductor substrate or mask to create the trench to the desired depth. In another embodiment, ion implantation is used to alter the optical properties of a mask.Type: ApplicationFiled: November 27, 2007Publication date: May 28, 2009Inventor: Peter D. Nunan
-
Publication number: 20090084757Abstract: An approach for providing uniformity control in an ion beam etch is described. In one embodiment, there is a method for providing uniform etching in an ion beam based etch process. In this embodiment, an ion beam is directed at a surface of a substrate. The surface of the substrate is etched with the ion beam. The etching is controlled to attain uniformity in the etch of the substrate. The control attains uniformity as a function of at least one ion beam based parameter selected from a plurality of ion beam based parameters.Type: ApplicationFiled: September 28, 2007Publication date: April 2, 2009Inventors: Yuri Erokhin, Steven R. Walther, Peter D. Nunan
-
Publication number: 20080087844Abstract: A technique for matching performance of ion implantation devices using an in-situ mask. In one particular exemplary embodiment, ion implantation is performed on a portion of a substrate while the remainder is masked off. The substrate is then moved to a second implanter tool. Implantation is then performed on another portion of the same substrate using the second tool while a mask covers the remainder of the substrate, including the first portion. After the second implantation process, parametric testing may be performed on semiconductor devices manufactured on the first and second portions to determine if there is variation in one or more performance characteristics of these semiconductor devices. If variations are found, changes may be suggested to one or more operating parameters of one of the implantation tools to reduce performance variation of implanters within the fabrication facility.Type: ApplicationFiled: October 16, 2006Publication date: April 17, 2008Inventors: Peter D. Nunan, Bret W. Adams
-
Publication number: 20070184194Abstract: Techniques for depositing metallic films using ion implantation surface modification for catalysis of electroless deposition are disclosed. In one particular exemplary embodiment, the techniques may be realized as a method for depositing a metallic film. The method may comprise depositing a catalyzing material on a structure, wherein the structure comprises a substrate, a dielectric layer on the substrate, and a resist layer on the dielectric layer, wherein the dielectric layer and the resist layer have one or more openings. The method may also comprise stripping the resist layer. The method may further comprise depositing a metallic film on the catalyzing material in the one or more openings of the structure to fill the one or more openings.Type: ApplicationFiled: February 7, 2007Publication date: August 9, 2007Applicant: Varian Semiconductor Equipment AssociatesInventors: Peter D. Nunan, Yuri Erokhin
-
Patent number: 7151018Abstract: A method for manufacturing a transistor is provided. The transistor has a substrate with an insulator on the substrate. A structure on the insulator having a structure sidewall is provided with spacers covering a portion of the structure sidewall. An exposed portion of the structure sidewall is activated, and a conformal layer of metal or metal containing material is deposited on the exposed portion of the structure sidewall. The metal or metal containing material is annealed to diffuse into the exposed portion of the structure sidewall to form a salicide.Type: GrantFiled: November 15, 2004Date of Patent: December 19, 2006Assignee: KLA-Tencor Technologies CorporationInventors: Peter D. Nunan, Sergey D. Lopatin
-
Patent number: 6861666Abstract: Disclosed is test structure that can be fabricated with minimal photolithography masking steps and in which defects may be localized to specific layers. Mechanisms for fabricating such test structures are also provided. In one embodiment, a semiconductor test structure suitable for a voltage contrast inspection is provided. The test structure includes one or more test layers corresponding to one or more product layers selected from a plurality of product layers of an integrated circuit (IC) product structure. The number of the selected one or more test layers is less than a total number of the plurality of product layers of the product structure, and the test layers include at least a first portion that is designed to have a first potential during the voltage contrast inspection and a second portion that is designed to have a second potential during the voltage contrast inspection. The first potential differs from the second potential.Type: GrantFiled: October 17, 2002Date of Patent: March 1, 2005Assignee: KLA-Tencor Technologies CorporationInventors: Kurt H. Weiner, Gaurav Verma, Peter D. Nunan, Indranil De
-
Patent number: 6855568Abstract: Disclosed are methods and apparatus for detecting defects in a partially fabricated semiconductor device with self-aligned contacts. The self-aligned contacts are formed from a first layer with a plurality of contact portions, a second layer with a plurality of conductive lines that are each aligned proximate to an associated underlying contact portion, and a third insulating layer formed over the conductive lines and their proximate underlying contact portions. The third insulating layer has a plurality of vias formed therein that are each formed alongside a one of the conductive lines and over its proximate underlying contact portion. A charged particle beam is scanned over a portion of the vias to form a voltage contrast image of each via. When a minority of the vias in the image have a significantly different brightness level than a majority of the vias, it is then determined that the minority of vias have defects.Type: GrantFiled: October 24, 2001Date of Patent: February 15, 2005Assignee: KLA-Tencor CorporationInventors: Kurt H. Weiner, Peter D. Nunan, Sanjay Tandon
-
Patent number: 6797640Abstract: A hard mask, e.g., a silicon dioxide or silicon nitride film, is used to avoid organic polymer materials in copper plasma etch applications. The hard mask would be deposited as a blanket layer on the Cu metal layer and itself be patterned and etched with a conventional photolithographic resist pattern. The hard mask etch is stopped shortly before the Cu surface is exposed. Halting the hard mask etch before the Cu surface is exposed facilitates the use of conventional cleaning processes following the hard mask etch. The remaining thin layer of hard mask can be etched through during the beginning of the Cu metal etch process. Any remaining hard mask deposited on the Cu metal layer can form a part of a new dielectric layer.Type: GrantFiled: October 2, 2001Date of Patent: September 28, 2004Assignee: STMicroelectronics, Inc.Inventors: Mark Richard Tesauro, Peter D. Nunan
-
Publication number: 20030003611Abstract: Disclosed are methods and apparatus for detecting defects in a partially fabricated semiconductor device with self-aligned contacts. The self-aligned contacts are formed from a first layer with a plurality of contact portions, a second layer with a plurality of conductive lines that are each aligned proximate to an associated underlying contact portion, and a third insulating layer formed over the conductive lines and their proximate underlying contact portions. The third insulating layer has a plurality of vias formed therein that are each formed alongside a one of the conductive lines and over its proximate underlying contact portion. A charged particle beam is scanned over a portion of the vias to form a voltage contrast image of each via. When a minority of the vias in the image have a significantly different brightness level than a majority of the vias, it is then determined that the minority of vias have defects.Type: ApplicationFiled: October 24, 2001Publication date: January 2, 2003Applicant: KLA-Tencor CorporationInventors: Kurt H. Weiner, Peter D. Nunan, Sanjay Tandon
-
Publication number: 20020048952Abstract: A hard mask, e.g., a silicon dioxide or silicon nitride film, is used to avoid organic polymer materials in copper plasma etch applications. The hard mask would be deposited as a blanket layer on the Cu metal layer and itself be patterned and etched with a conventional photolithographic resist pattern. The hard mask etch is stopped shortly before the Cu surface is exposed. Halting the hard mask etch before the Cu surface is exposed facilitates the use of conventional cleaning processes following the hard mask etch. The remaining thin layer of hard mask can be etched through during the beginning of the Cu metal etch process. Any remaining hard mask deposited on the Cu metal layer can form a part of a new dielectric layer.Type: ApplicationFiled: October 2, 2001Publication date: April 25, 2002Inventors: Mark Richard Tesauro, Peter D. Nunan
-
Patent number: 6355979Abstract: A hard mask, e.g., a silicon dioxide or silicon nitride film, is used to avoid organic polymer materials in copper plasma etch applications. The hard mask would be deposited as a blanket layer on the Cu metal layer and itself be patterned and etched with a conventional photolithographic resist pattern. The hard mask etch is stopped shortly before the Cu surface is exposed. Halting the hard mask etch before the Cu surface is exposed facilitates the use of conventional cleaning processes following the hard mask etch. The remaining thin layer of hard mask can be etched through during the beginning of the Cu metal etch process. Any remaining hard mask deposited on the Cu metal layer can form a part of a new dielectric layer.Type: GrantFiled: May 25, 1999Date of Patent: March 12, 2002Assignee: STMicroelectronics, Inc.Inventors: Mark Richard Tesauro, Peter D. Nunan
-
Publication number: 20010035582Abstract: A hard mask, e.g., a silicon dioxide or silicon nitride film, is used to avoid organic polymer materials in copper plasma etch applications. The hard mask would be deposited as a blanket layer on the Cu metal layer and itself be patterned and etched with a conventional photolithographic resist pattern. The hard mask etch is stopped shortly before the Cu surface is exposed. Halting the hard mask etch before the Cu surface is exposed facilitates the use of conventional cleaning processes following the hard mask etch. The remaining thin layer of hard mask can be etched through during the beginning of the Cu metal etch process. Any remaining hard mask deposited on the Cu metal layer can form a part of a new dielectric layer.Type: ApplicationFiled: May 25, 1999Publication date: November 1, 2001Inventors: MARK RICHARD TESAURO, PETER D. NUNAN