Patents by Inventor Peter E. Cottrell
Peter E. Cottrell has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7075153Abstract: A semiconductor memory device comprising: an SOI substrate having a thin silicon layer on top of a buried insulator; and an SRAM comprising four NFETs and two PFETs located in the thin silicon layer, each the NFET and PFET having a body region between a source region and a drain region, wherein the bodies of two of the NFETs are electrically connected to ground. Additionally, the bodies of the two PFETs are electrically connected to VDD.Type: GrantFiled: August 14, 2003Date of Patent: July 11, 2006Assignee: International Business Machines CorporationInventors: Fariborz Assaderaghi, Andres Bryant, Peter E. Cottrell, Robert J. Gauthier, Jr., Randy W. Mann, Edward J. Nowak, Jed H. Rankin
-
Patent number: 6995376Abstract: A radiation detector formed using silicon-on-insulator technology. The radiation detector includes a silicon layer formed on an insulating substrate, wherein the silicon layer includes a PNPN structure, and a gate layer formed over the PNPN structure, wherein the gate layer includes a PN gate. Latch-up occurs in the radiation detector only in response to incident radiation.Type: GrantFiled: July 1, 2003Date of Patent: February 7, 2006Assignee: International Business Machines CorporationInventors: Peter E. Cottrell, Robert H. Dennard, Edward J. Nowak, Norman J. Rohrer
-
Patent number: 6940130Abstract: A body contact structure utilizing an insulating structure between the body contact portion of the active area and the transistor portion of the active area is disclosed. In one embodiment, the present invention substitutes an insulator for at least a portion of the gate layer in the regions between the transistor and the body contact. In another embodiment, a portion of the gate layer is removed and replaced with an insulative layer in regions between the transistor and the body contact. In still another embodiment, the insulative structure is formed by forming multiple layers of gate dielectric between the gate and the body in regions between the transistor and the body contact. The body contact produced by these methods adds no significant gate capacitance to the gate.Type: GrantFiled: October 16, 2003Date of Patent: September 6, 2005Assignee: International Business Machines CorporationInventors: Andres Bryant, Peter E. Cottrell, John J. Ellis-Monaghan, Robert J. Gauthier, Jr., Edward J. Nowak, Jed H. Rankin, Fariborz Assaderaghi
-
Publication number: 20040079995Abstract: A body contact structure utilizing an insulating structure between the body contact portion of the active area and the transistor portion of the active area is disclosed. In one embodiment, the present invention substitutes an insulator for at least a portion of the gate layer in the regions between the transistor and the body contact. In another embodiment, a portion of the gate layer is removed and replaced with an insulative layer in regions between the transistor and the body contact. In still another embodiment, the insulative structure is formed by forming multiple layers of gate dielectric between the gate and the body in regions between the transistor and the body contact. The body contact produced by these methods adds no significant gate capacitance to the gate.Type: ApplicationFiled: October 16, 2003Publication date: April 29, 2004Inventors: Andres Bryant, Peter E. Cottrell, John J. Ellis-Monaghan, Robert J. Gauthier, Edward J. Nowak, Jed H. Rankin, Fariborz Assaderaghi
-
Publication number: 20040048425Abstract: A semiconductor memory device comprising: an SOI substrate having a thin silicon layer on top of a buried insulator; and an SRAM comprising four NFETs and two PFETs located in the thin silicon layer, each the NFET and PFET having a body region between a source region and a drain region, wherein the bodies of two of the NFETs are electrically connected to ground. Additionally, the bodies of the two PFETs are electrically connected to VDD.Type: ApplicationFiled: August 14, 2003Publication date: March 11, 2004Inventors: Fariborz Assaderaghi, Andres Bryant, Peter E. Cottrell, Robert J. Gauthier, Randy W. Mann, Edward J. Nowak, Jed H. Rankin
-
Patent number: 6677645Abstract: A body contact structure utilizing an insulating structure between the body contact portion of the active area and the transistor portion of the active area is disclosed. In one embodiment, the present invention substitutes an insulator for at least a portion of the gate layer in the regions between the transistor and the body contact. In another embodiment, a portion of the gate layer is removed and replaced with an insulative layer in regions between the transistor and the body contact. In still another embodiment, the insulative structure is formed by forming multiple layers of gate dielectric between the gate and the body in regions between the transistor and the body contact. The body contact produced by these methods adds no significant gate capacitance to the gate.Type: GrantFiled: January 31, 2002Date of Patent: January 13, 2004Assignee: International Business Machines CorporationInventors: Andres Bryant, Peter E. Cottrell, John J. Ellis-Monaghan, Robert J. Gauthier, Jr., Edward J. Nowak, Jed H. Rankin, Fariborz Assaderaghi
-
Patent number: 6646305Abstract: A semiconductor memory device comprising: an SOI substrate having a thin silicon layer on top of a buried insulator; and an SRAM comprising four NFETs and two PFETs located in the thin silicon layer, each the NFET and PFET having a body region between a source region and a drain region, wherein the bodies of two of the NFETs are electrically connected to ground. Additionally, the bodies of the two PFETs are electrically connected to VDD.Type: GrantFiled: July 25, 2001Date of Patent: November 11, 2003Assignee: International Business Machines CorporationInventors: Fariborz Assaderaghi, Andres Bryant, Peter E. Cottrell, Robert J. Gauthier, Jr., Randy W. Mann, Edward J. Nowak, Jed H. Rankin
-
Publication number: 20030141543Abstract: A body contact structure utilizing an insulating structure between the body contact portion of the active area and the transistor portion of the active area is disclosed. In one embodiment, the present invention substitutes an insulator for at least a portion of the gate layer in the regions between the transistor and the body contact. In another embodiment, a portion of the gate layer is removed and replaced with an insulative layer in regions between the transistor and the body contact. In still another embodiment, the insulative structure is formed by forming multiple layers of gate dielectric between the gate and the body in regions between the transistor and the body contact. The body contact produced by these methods adds no significant gate capacitance to the gate.Type: ApplicationFiled: January 31, 2002Publication date: July 31, 2003Applicant: International Business Machines CorporationInventors: Andres Bryant, Peter E. Cottrell, John J. Ellis-Monaghan, Robert J. Gauthier, Edward J. Nowak, Jed H. Rankin, Fariborz Assaderaghi
-
Publication number: 20030112035Abstract: A differential logic circuit (20, 120, 220, 320, 420 and 520) designed to ensure stability of the output of the circuit. The logic circuit includes a differential load structure (22, 122, 222, 322, 422) that is connected to evaluate transistors (50, 52, 54, 56). In several embodiments, the outputs of the load transistors (30, 32) in the differential load structure are connected to the bodies of the evaluate transistors. In the other embodiments, the outputs of the load transistors in the differential structure are connected to one of the gates of a double-gated evaluate transistors. Level-shifting output buffers (160, 178) are used in connection with the embodiments of the invention that do not include double-gated evaluate transistors.Type: ApplicationFiled: December 14, 2001Publication date: June 19, 2003Applicant: International Business Machines CorporationInventors: Kerry Bernstein, Peter E. Cottrell, Stephen V. Kosonocky, David Meltzer, Edward J. Nowak, Kevin J. Nowka, Norman J. Rohrer
-
Patent number: 6580293Abstract: A differential logic circuit (20, 120, 220, 320, 420 and 520) designed to ensure stability of the output of the circuit. The logic circuit includes a differential load structure (22, 122, 222, 322, 422) that is connected to evaluate transistors (50, 52, 54, 56). In several embodiments, the outputs of the load transistors (30, 32) in the differential load structure are connected to the bodies of the evaluate transistors. In the other embodiments, the outputs of the load transistors in the differential structure are connected to one of the gates of a double-gated evaluate transistors. Level-shifting output buffers (160, 178) are used in connection with the embodiments of the invention that do not include double-gated evaluate transistors.Type: GrantFiled: December 14, 2001Date of Patent: June 17, 2003Assignee: International Business Machines CorporationInventors: Kerry Bernstein, Peter E. Cottrell, Stephen V. Kosonocky, David Meltzer, Edward J. Nowak, Kevin J. Nowka, Norman J. Rohrer
-
Patent number: 6577178Abstract: A circuit includes a resistance-capacitance (RC) structure connected to a first set of transistors and a second set of transistors that perform the same logical function as the first set of transistors. The first set of transistors have thinner gate oxides than the second set of transistors. The RC structure drains an electric field from the first set of transistors, such that the first set of transistors are on only during initial transistor switching. In other words, the RC structure turns off the first set of transistors after transistor switching is completed. Also, the first set of transistors and the second set of transistors share common inputs and outputs. The first set of transistors exhibit higher tunneling currents than the second set of transistors. The thinner gate oxides of the first set of transistors cause the first set of transistors to exhibit higher device currents than the second set of transistors.Type: GrantFiled: July 23, 2002Date of Patent: June 10, 2003Assignee: International Business Machines CorporationInventors: Kerry Bernstein, Peter E. Cottrell, Edward J. Nowak, Norman J. Rohrer, Douglas W. Stout
-
Publication number: 20030020116Abstract: A semiconductor memory device comprising: an SOI substrate having a thin silicon layer on top of a buried insulator; and an SRAM comprising four NFETs and two PFETs located in the thin silicon layer, each the NFET and PFET having a body region between a source region and a drain region, wherein the bodies of two of the NFETs are electrically connected to ground. Additionally, the bodies of the two PFETs are electrically connected to VDD.Type: ApplicationFiled: July 25, 2001Publication date: January 30, 2003Applicant: International Business Machines CorporationInventors: Fariborz Assaderaghi, Andres Bryant, Peter E. Cottrell, Robert J. Gauthier, Randy W. Mann, Edward J. Nowak, Jed H. Rankin
-
Patent number: 4675559Abstract: This invention provides a differential circuit having first and second transistors interconnected by a third transistor which is symmetrically constructed. A current source is selectively connected to the base of the third transistor. When the current source is connected to the base of the third transistor, the third transistor is saturated, forming a very low impedance path between the first and second transistors. However, when the current source is disconnected from the base of the third transistor, the third transistor impedes the voltage breakdown path between the bases of the first and second transistors. The differential circuit is particularly useful in an improved compact magnetic media system wherein both the stored signal and the write signal or voltage are applied to the bases of the first and second transistor of the circuit without the high write voltages destroying the high performance first and second transistors.Type: GrantFiled: July 9, 1984Date of Patent: June 23, 1987Assignee: International Business Machines CorporationInventors: Peter E. Cottrell, John E. Gersbach, Wilbur D. Pricer
-
Patent number: 4670669Abstract: A charge pumping structure is disclosed for use in a substrate bias voltage generator. It includes a capacitor on a substrate region for coupling to a first node periodic voltage signals received at a second node. A first diode structure provides a current path from the first node to the substrate and a second diode structure provides a current path between the first node and a reference potential, which is typically the ground. The first diode structure includes a PN junction diode, an isolation ring for collecting minority charge carriers injected into the substrate and is constructed on a portion of the substrate that has a lower doping concentration than the underlying substrate portion establishing a built-in electric field which inhibits the flow of minority carriers from the first diode to the underlying substrate.Type: GrantFiled: August 13, 1984Date of Patent: June 2, 1987Assignee: International Business Machines CorporationInventors: Peter E. Cottrell, William J. Craig, Ronald R. Troutman
-
Patent number: 4626882Abstract: Disclosed is an overvoltage protection structure which when used with CMOS circuits it protects them from overvoltage conditions while minimizing latch-up conditions in the structure. It consists of a well region of an opposite conductivity to that of the substrate defining a pocket region having a conductivity type which is similar to that of the substrate. A first PN junction diode is formed in a portion of the well region and a second PN junction diode is formed in the pocket region. The two diodes have opposite polarity and they both are connected to a signal line in such a way that one of the two diodes will be forward biased if the voltage on the signal line exceeds the bounds of the power supply voltages. The pocket region is connected to a V.sub.SS terminal which is normally grounded and the well region is connected to a power supply V.sub.DD.Type: GrantFiled: July 18, 1984Date of Patent: December 2, 1986Assignee: International Business Machines CorporationInventors: Peter E. Cottrell, William J. Craig, Ronald R. Troutman
-
Patent number: 4480375Abstract: A very simple process is provided, with reduced processing time, for making a CMOS structure using a single polysilicon, or other refractory metal, layer which includes forming a thin gate oxide on both N and P type semiconductor layers of a common substrate, forming a gate electrode simultaneously on the N type and on the P type layers and selectively implanting an N type impurity to form N+ source and drain regions in the P type layer. The semiconductor layers are then oxidized to form substantially thicker oxide, such a silicon dioxide, adjacent to the sides of the gate electrode over the P type layer than the thickness of the oxide adjacent to the sides of the gate electrode over the N type layer. Without using a mask, a P type impurity is implanted into the N type layer to form P+ source and drain regions.Type: GrantFiled: December 9, 1982Date of Patent: November 6, 1984Assignee: International Business Machines CorporationInventors: Peter E. Cottrell, Henry J. Geipel, Jr.
-
Patent number: 4477846Abstract: This invention provides an amplifier circuit having first and second transistors interconnected by a third transistor which is symmetrically constructed. A current source is selectively connected to the base of the third transistor. When the current source is connected to the base of the third transistor, the third transistor is saturated, forming a very low impedance path between the first and second transistors. However, when the current source is disconnected from the base of the third transistor, the third transistor impedes the voltage breakdown path between the bases of the first and second transistors. The amplifier circuit is particularly useful in an improved compact magnetic media system wherein both the stored signal and the write signal or voltage are applied to the bases of the first and second transistor of the amplifier without the high write voltages destroying the high performance first and second transistors.Type: GrantFiled: December 21, 1981Date of Patent: October 16, 1984Assignee: International Business Machines CorporationInventors: Peter E. Cottrell, John E. Gersbach, Wilbur D. Pricer
-
Patent number: 4470191Abstract: A simple process is provided for making a planar CMOS structure wherein isolation regions required by bulk CMOS structures are first formed, an N channel device field region is self-aligned to an N well region in a semiconductor substrate and a refractory material is twice defined for forming P and N channels, the first definition masking P channel source and drain regions while defining the N channel and the second definition defining the P channel while using a photoresist layer to mask the N channel. In the process, a technique which uses a single mask level defines the well region and self-aligns the necessary field doping to the well region to provide closely spaced N and P channel devices.Type: GrantFiled: December 9, 1982Date of Patent: September 11, 1984Assignee: International Business Machines CorporationInventors: Peter E. Cottrell, Henry J. Geipel, Jr., Donald M. Kenney
-
Patent number: 4382229Abstract: This teaches that by measuring the rate of change in gate current of an insulating gate field effect transistor, under normal operating conditions, the time required to achieve a predetermined change in source-to-drain current in the transistor can be found. Because changes in gate current depends more on sensitivity on charge trapping in the oxide than do changes in channel current, and since the gate current occurs only in the small region of electron emission, the effects on gate current are more quickly developed than the secondary effect of reduced channel current due to the charge in gate oxide caused by the presence of trapped electrons.Type: GrantFiled: November 28, 1980Date of Patent: May 3, 1983Assignee: International Business Machines CorporationInventors: Peter E. Cottrell, Ronald R. Troutman