Patents by Inventor Peter J. Barry
Peter J. Barry has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10721312Abstract: Orchestration and/or management of services on deployed computing, electronic, appliance and like devices are described. A service orchestration and/or management system (“SOMS”) may be configured to provide for orchestration and/or management of services to one or more deployed devices. The SOMS may obtain information from deployed devices, such as status, capabilities and service metadata. The SOMS may then encapsulate and store the obtained information for later use. The SOMS may also store service information, facilitate creation of services based on stored service definition meta-data, modeling or simulating a service prior to deployment, and deployment of a service to remotely deployed devices followed by activation to begin operation of the service. Other embodiments may be described and claimed.Type: GrantFiled: February 12, 2015Date of Patent: July 21, 2020Assignee: Intel CorporationInventors: Mark Kelly, Charlie Sheridan, Jessica C. McCarthy, Keith A. Ellis, Michael Nolan, Cliodhna Ni Scanaill, Peter J. Barry, Niall Cahill, Keith Nolan, Hugh Carr, Gabriel Mullarkey, Brian McCarson
-
Patent number: 10366237Abstract: In an embodiment, a system on a chip includes: a single core to execute a legacy instruction set, the single core configured to enter a system management mode (SMM) to provide a trusted execution environment to perform at least one secure operation; and a memory controller coupled to the single core, the memory controller to interface with a system memory, where a portion of the system memory comprises a secure memory for the SMM, and the single core is to authenticate and execute a boot firmware, and pass control to the SMM to obtain a key pair from a protected storage and store the key pair in the secure memory. Other embodiments are described and claimed.Type: GrantFiled: February 1, 2017Date of Patent: July 30, 2019Assignee: Intel CorporationInventors: Vincent J. Zimmer, Peter J. Barry, Rajesh Poornachandran, Arjan Van De Ven, Peter A. Dice, Gopinatth Selvaraje, Julien Carreno, Lee G. Rosenbaum
-
Publication number: 20170140153Abstract: In an embodiment, a system on a chip includes: a single core to execute a legacy instruction set, the single core configured to enter a system management mode (SMM) to provide a trusted execution environment to perform at least one secure operation; and a memory controller coupled to the single core, the memory controller to interface with a system memory, where a portion of the system memory comprises a secure memory for the SMM, and the single core is to authenticate and execute a boot firmware, and pass control to the SMM to obtain a key pair from a protected storage and store the key pair in the secure memory. Other embodiments are described and claimed.Type: ApplicationFiled: February 1, 2017Publication date: May 18, 2017Inventors: Vincent J. Zimmer, Peter J. Barry, Rajesh Poornachandran, Arjan Van De Ven, Peter A. Dice, Gopinatth Selvaraje, Julien Carreno, Lee G. Rosenbaum
-
Patent number: 9594927Abstract: In an embodiment, a system on a chip includes: a single core to execute a legacy instruction set, the single core configured to enter a system management mode (SMM) to provide a trusted execution environment to perform at least one secure operation; and a memory controller coupled to the single core, the memory controller to interface with a system memory, where a portion of the system memory comprises a secure memory for the SMM, and the single core is to authenticate and execute a boot firmware, and pass control to the SMM to obtain a key pair from a protected storage and store the key pair in the secure memory. Other embodiments are described and claimed.Type: GrantFiled: September 10, 2014Date of Patent: March 14, 2017Assignee: Intel CorporationInventors: Vincent J. Zimmer, Peter J. Barry, Rajesh Poornachandran, Arjan Van De Ven, Peter A. Dice, Gopinatth Selvaraje, Julien Carreno, Lee G. Rosenbaum
-
Publication number: 20170006116Abstract: Orchestration and/or management of services on deployed computing, electronic, appliance and like devices are described. A service orchestration and/or management system (“SOMS”) may be configured to provide for orchestration and/or management of services to one or more deployed devices. The SOMS may obtain information from deployed devices, such as status, capabilities and service metadata. The SOMS may then encapsulate and store the obtained information for later use. The SOMS may also store service information, facilitate creation of services based on stored service definition meta-data, modeling or simulating a service prior to deployment, and deployment of a service to remotely deployed devices followed by activation to begin operation of the service. Other embodiments may be described and claimed.Type: ApplicationFiled: February 12, 2015Publication date: January 5, 2017Applicant: Intel CorporationInventors: Mark KELLY, Charlie SHERIDAN, Jessica C. MCCARTHY, Keith A. ELLIS, Michael NOLAN, Cliodhna NI SCANAILL, Peter J. BARRY, Niall CAHILL, Keith NOLAN, Hugh CARR, Gabriel MULLARKEY, Brian MCCARSON
-
Publication number: 20160070932Abstract: In an embodiment, a system on a chip includes: a single core to execute a legacy instruction set, the single core configured to enter a system management mode (SMM) to provide a trusted execution environment to perform at least one secure operation; and a memory controller coupled to the single core, the memory controller to interface with a system memory, where a portion of the system memory comprises a secure memory for the SMM, and the single core is to authenticate and execute a boot firmware, and pass control to the SMM to obtain a key pair from a protected storage and store the key pair in the secure memory. Other embodiments are described and claimed.Type: ApplicationFiled: September 10, 2014Publication date: March 10, 2016Inventors: Vincent J. Zimmer, Peter J. Barry, Rajesh Poornachandran, Arjan Van De Ven, Peter A. Dice, Gopinatth Selvaraje, Julien Carreno, Lee G. Rosenbaum
-
Patent number: 6820120Abstract: An modified router provides for routing of data packets in heterogeneous networks and provides particular benefit to networks that comprise network elements transmitting predominately IP messages. These modified routers may, in some instances, run software implementing portions of the OSI routing protocol and software implementing the IP routing protocol simultaneously. Further, these modified routers provide for the exchange of routing information between software implementing these two protocols. This exchange of information enables a modified router to run both protocols with limited overhead. The modified routers may initially run only the IP routing protocol and only commence simultaneous use of the OSI routing protocols if, and when, the router receives an OSI trigger (e.g., an ES-IS Hello or IS-IS Hello). On receipt of an OSI trigger, the router may determine its nearest OSI neighbors using the IP routing table.Type: GrantFiled: September 15, 2000Date of Patent: November 16, 2004Assignee: Nortel Networks LimitedInventors: Bruce D. Keats, Brian E. Stanke, Peter J. Barry
-
Patent number: 6738828Abstract: Networks, network elements and methods providing a name resolution protocol which performs name resolution from a flat name space, such as the TL1 name space, to an address space, such as the IP address space are provided. Request functionality involves processing a requested name by determining if the requested name is the local name or a name of a previously resolved name-to-address mapping, and if not by sending a request message to a group of network elements which have joined the group, the request message containing the requested name for which a corresponding address is required. The group of addresses might for example be a multicast group of IP addresses.Type: GrantFiled: July 6, 2000Date of Patent: May 18, 2004Assignee: Nortel Networks LimitedInventors: Bruce D. Keats, Peter J. Barry, Trevor D. Corkum
-
Patent number: 6219353Abstract: A message hub is provided for use in a message communication system having a plurality of nodes connected to the message hub by a data communication medium for inter-node messaging. The message hub operates in a scheduling phase and a transmission phase. In the scheduling phase, request receiving means receives a messaging request signal is received from each node. In accordance with the messaging request signal, selecting means selects a selected node in the scheduling phase. Granting means generates a grant signal to the selected node for allowing the selected node to transmit a message to the message hub on the data communication medium. The granting means also generates a listen signal to the other nodes for commanding the other nodes to listen to the data communication medium. The message hub enters in the transmission phase in which message receiving means receives a message transmitted from the selected node on the data communication medium.Type: GrantFiled: June 17, 1998Date of Patent: April 17, 2001Assignee: Nortel Networks LimitedInventors: Mark Stephen Wight, Kalamaljit S. Masonde, Mohammed I. Tatar, Stephane Gagnon, Peter J. Barry