Patents by Inventor Peter T. Freiburger
Peter T. Freiburger has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10916323Abstract: A memory interface latch including a data NAND gate and a feedback gate can be created within an integrated circuit (IC). When a feedback node is driven low, the data NAND gate can drive an inverted value of a memory array bitline input to a data output of the memory interface latch within a time of one gate delay. A feedback gate can, in a functional mode, during one phase of a clock signal, drive the feedback node high and during the other phase of the clock signal, drive the feedback node to a complement the data output. The feedback gate can be also, in an LBIST write-through mode, drive the feedback node to the value of a WRITE_DATA input. The feedback gate can be also, in a fence mode, drive the feedback node to fixed logic value.Type: GrantFiled: June 24, 2019Date of Patent: February 9, 2021Assignee: International Business Machines CorporationInventors: Elizabeth L. Gerhard, Todd A. Christensen, Chad A. Adams, Peter T. Freiburger
-
Publication number: 20190311777Abstract: A memory interface latch including a data NAND gate and a feedback gate can be created within an integrated circuit (IC). When a feedback node is driven low, the data NAND gate can drive an inverted value of a memory array bitline input to a data output of the memory interface latch within a time of one gate delay. A feedback gate can, in a functional mode, during one phase of a clock signal, drive the feedback node high and during the other phase of the clock signal, drive the feedback node to a complement the data output. The feedback gate can be also, in an LBIST write-through mode, drive the feedback node to the value of a WRITE_DATA input. The feedback gate can be also, in a fence mode, drive the feedback node to fixed logic value.Type: ApplicationFiled: June 24, 2019Publication date: October 10, 2019Inventors: Elizabeth L. Gerhard, Todd A. Christensen, Chad A. Adams, Peter T. Freiburger
-
Patent number: 10381098Abstract: A memory interface latch including a data NAND gate and a feedback gate can be created within an integrated circuit (IC). When a feedback node is driven low, the data NAND gate can drive an inverted value of a memory array bitline input to a data output of the memory interface latch within a time of one gate delay. A feedback gate can, in a functional mode, during one phase of a clock signal, drive the feedback node high and during the other phase of the clock signal, drive the feedback node to a complement the data output. The feedback gate can be also, in an LBIST write-through mode, drive the feedback node to the value of a WRITE_DATA input. The feedback gate can be also, in a fence mode, drive the feedback node to fixed logic value.Type: GrantFiled: November 28, 2017Date of Patent: August 13, 2019Assignee: International Business Machines CorporationInventors: Elizabeth L. Gerhard, Todd A. Christensen, Chad A. Adams, Peter T. Freiburger
-
Publication number: 20190164623Abstract: A memory interface latch including a data NAND gate and a feedback gate can be created within an integrated circuit (IC). When a feedback node is driven low, the data NAND gate can drive an inverted value of a memory array bitline input to a data output of the memory interface latch within a time of one gate delay. A feedback gate can, in a functional mode, during one phase of a clock signal, drive the feedback node high and during the other phase of the clock signal, drive the feedback node to a complement the data output. The feedback gate can be also, in an LBIST write-through mode, drive the feedback node to the value of a WRITE_DATA input. The feedback gate can be also, in a fence mode, drive the feedback node to fixed logic value.Type: ApplicationFiled: November 28, 2017Publication date: May 30, 2019Inventors: Elizabeth L. Gerhard, Todd A. Christensen, Chad A. Adams, Peter T. Freiburger
-
Patent number: 10229748Abstract: A memory interface latch including a data NAND gate and a feedback gate can be created within an integrated circuit (IC). When a feedback node is driven low, the data NAND gate can drive an inverted value of a memory array bitline input to a data output of the memory interface latch within a time of one gate delay. A feedback gate can, in a functional mode, during one phase of a clock signal, drive the feedback node high and during the other phase of the clock signal, drive the feedback node to a complement the data output. The feedback gate can be also, in an LBIST write-through mode, drive the feedback node to the value of a WRITE_DATA input. The feedback gate can be also, in a fence mode, drive the feedback node to fixed logic value.Type: GrantFiled: November 28, 2017Date of Patent: March 12, 2019Assignee: International Business Machines CorporationInventors: Elizabeth L. Gerhard, Todd A. Christensen, Chad A. Adams, Peter T. Freiburger
-
Patent number: 9087563Abstract: An SRAM includes a first SRAM column having first SRAM cells and a first local evaluation logic coupled to a global bit line and a second SRAM column having second SRAM cells and a second local evaluation logic coupled to the same global bit line. The first SRAM column is selected with a first write line and the second SRAM column is selected with a second write line.Type: GrantFiled: September 6, 2012Date of Patent: July 21, 2015Assignee: International Business Machines CorporationInventors: Peter T. Freiburger, Travis R. Hebig
-
Patent number: 9058866Abstract: An SRAM includes a first SRAM column having first SRAM cells and a first local evaluation logic coupled to a global bit line and a second SRAM column having second SRAM cells and a second local evaluation logic coupled to the same global bit line. The first SRAM column is selected with a first column select line and the second SRAM column is selected with a second column select line.Type: GrantFiled: August 30, 2012Date of Patent: June 16, 2015Assignee: International Business Machines CorporationInventors: Peter T. Freiburger, Travis R. Hebig
-
Publication number: 20140063986Abstract: An SRAM includes a first SRAM column having first SRAM cells and a first local evaluation logic coupled to a global bit line and a second SRAM column having second SRAM cells and a second local evaluation logic coupled to the same global bit line. The first SRAM column is selected with a first write line and the second SRAM column is selected with a second write line.Type: ApplicationFiled: September 6, 2012Publication date: March 6, 2014Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Peter T. Freiburger, Travis R. Hebig
-
Publication number: 20140063916Abstract: An SRAM includes a first SRAM column having first SRAM cells and a first local evaluation logic coupled to a global bit line and a second SRAM column having second SRAM cells and a second local evaluation logic coupled to the same global bit line. The first SRAM column is selected with a first column select line and the second SRAM column is selected with a second column select line.Type: ApplicationFiled: August 30, 2012Publication date: March 6, 2014Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Peter T. Freiburger, Travis R. Hebig
-
Patent number: 8488368Abstract: A static random access memory with write-through capability includes a memory cell configured to store a bit of data. A write enable signal is configured to enable writing a write value from a write line input into the static random access memory cell and to enable reading a read value from the memory cell onto a DOT line. A local evaluation circuit is configured to place the write value from the write line onto the DOT line during a single clock cycle in which the value is being written into the memory cell. An early read suppression circuit is configured to electrically isolate the DOT line from a data out line thereby preventing a leakage current loss from the local evaluation circuit and is also configured to make the value placed on the DOT line to be read from the data out line during the single clock cycle.Type: GrantFiled: February 2, 2011Date of Patent: July 16, 2013Assignee: International Business Machines CorporationInventors: Todd A Christensen, Peter T. Freiburger, Jesse D. Smith
-
Patent number: 8427894Abstract: A method and a dynamic Static Random Access Memory (SRAM) circuit for implementing single bit redundancy with any bit decode, and a design structure on which the subject circuit resides are provided. The SRAM circuit includes a plurality of bitline columns and a pair of redundancy columns respectively coupled to a respective merged bit column select and redundancy steering multiplexer. Each merged bit column select and redundancy steering multiplexer receives a respective select signal input. A select signal generation circuit receives a redundancy steering signal and a respective one-hot bit select signal, generating the respective select signal input.Type: GrantFiled: September 21, 2010Date of Patent: April 23, 2013Assignee: International Business Machines CorporationInventors: Derick G. Behrends, Todd A. Christensen, Peter T. Freiburger, Travis R. Hebig, Jayson K. Wittrup
-
Publication number: 20120195107Abstract: A static random access memory with write-through capability includes a memory cell configured to store a bit of data. A write enable signal is configured to enable writing a write value from a write line input into the static random access memory cell and to enable reading a read value from the memory cell onto a DOT line. A local evaluation circuit is configured to place the write value from the write line onto the DOT line during a single clock cycle in which the value is being written into the memory cell. An early read suppression circuit is configured to electrically isolate the DOT line from a data out line thereby preventing a leakage current loss from the local evaluation circuit and is also configured to make the value placed on the DOT line to be read from the data out line during the single clock cycle.Type: ApplicationFiled: February 2, 2011Publication date: August 2, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Todd A. Christensen, Peter T. Freiburger, Jesse D. Smith
-
Publication number: 20120069688Abstract: A method and a dynamic Static Random Access Memory (SRAM) circuit for implementing single bit redundancy with any bit decode, and a design structure on which the subject circuit resides are provided. The SRAM circuit includes a plurality of bitline columns and a pair of redundancy columns respectively coupled to a respective merged bit column select and redundancy steering multiplexer. Each merged bit column select and redundancy steering multiplexer receives a respective select signal input. A select signal generation circuit receives a redundancy steering signal and a respective one-hot bit select signal, generating the respective select signal input.Type: ApplicationFiled: September 21, 2010Publication date: March 22, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Derick G. Behrends, Todd A. Christensen, Peter T. Freiburger, Travis R. Hebig, Jayson K. Wittrup
-
Patent number: 8107309Abstract: In a method of using a memory cell employing a field effect transistor (FET), the FET is heated to a first temperature sufficient to support bias temperature instability in the FET. The bit line is driven to a high voltage state. The word line is driven to a predetermined voltage state that causes bias temperature instability in the FET. The temperature, the high voltage state on the bit line and the predetermined voltage state on the word line are maintained for an amount of time sufficient to change a threshold voltage of the FET to a state where a desired data value is stored on the FET. The FET is cooled to a second temperature that is cooler than the first temperature after the amount of time has expired.Type: GrantFiled: July 17, 2009Date of Patent: January 31, 2012Assignee: International Business Machines CorporationInventors: Douglas M. Dewanz, Peter T. Freiburger, David P. Paulsen, John E. Sheets, II
-
Publication number: 20110013445Abstract: In a method of using a memory cell employing a field effect transistor (FET), the FET is heated to a first temperature sufficient to support bias temperature instability in the FET. The bit line is driven to a high voltage state. The word line is driven to a predetermined voltage state that causes bias temperature instability in the FET. The temperature, the high voltage state on the bit line and the predetermined voltage state on the word line are maintained for an amount of time sufficient to change a threshold voltage of the FET to a state where a desired data value is stored on the FET. The FET is cooled to a second temperature that is cooler than the first temperature after the amount of time has expired.Type: ApplicationFiled: July 17, 2009Publication date: January 20, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Douglas M. Dewanz, Peter T. Freiburger, David P. Paulsen, John E. Sheets, II
-
Patent number: 7681095Abstract: In some aspects, an apparatus is provided. The apparatus includes a plurality of memory arrays, a latch, and a selection circuit coupled to the plurality of memory arrays and to the latch. The selection circuit may be operative to receive a bit from each of a plurality of memory arrays select one of the plurality of memory arrays, and store the bit from the selected memory array. Numerous other aspects are provided.Type: GrantFiled: July 9, 2008Date of Patent: March 16, 2010Assignee: International Business Machines CorporationInventors: Derick G. Behrends, Peter T. Freiburger, Ryan C. Kivimagi
-
Publication number: 20090122626Abstract: A device maintains a state of a precharged dot line that is periodically precharged by a global precharge signal. The device includes a data input signal that can have a selected one of a first value and a second value. The first value is a value that would be reflected by the dot line being in a charged state. A precharge circuit is responsive to a global precharge signal and is configured to precharge the dot line. A guaranteed write through logic device is responsive to the data input signal. The guaranteed write through logic device ensures that charge is applied to the dot line whenever the data. A guaranteed write through inhibitor that is responsive to a write through gate signal is configured to inhibit selectively the guaranteed write through logic device from applying charge to the dot line when the write through gate signal is in a guarantee inhibit state.Type: ApplicationFiled: November 8, 2007Publication date: May 14, 2009Inventors: Peter T. Freiburger, Ryan C. Kivimagi, Ryan O. Miller, Jesse D. Smith
-
Publication number: 20080266985Abstract: In some aspects, a method is provided for testing an integrated circuit (IC). The method includes the steps of selecting a bit from each of a plurality of memory arrays formed on an IC chip, selecting one of the plurality of memory arrays, and storing the selected bit from the selected memory array. Numerous other aspects are provided.Type: ApplicationFiled: July 9, 2008Publication date: October 30, 2008Inventors: Derick G. Behrends, Peter T. Freiburger, Ryan C. Kivimagi
-
Patent number: 7418637Abstract: In some aspects a method is provided for testing an integrated circuit (IC). The method includes the steps of selecting a bit from each of a plurality of memory arrays formed on an IC chip, selecting one of the plurality of memory arrays, and storing the selected bit from the selected memory array. Numerous other aspects are provided.Type: GrantFiled: August 7, 2003Date of Patent: August 26, 2008Assignee: International Business Machines CorporationInventors: Derick G. Behrends, Peter T. Freiburger, Ryan C. Kivimagi