Patents by Inventor Peter Weitz
Peter Weitz has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8624372Abstract: A semiconductor component (10) has an interposer substrate (1) as stack element of a semiconductor component stack (25). The interposer substrate (1) has, on one of the interposer substrate sides (2, 4), a semiconductor chip protected by plastics composition (12) in its side edges (22). An interposer structure (3) partly covered by a plastics composition (12) is arranged on the interposer side (2, 4) opposite to the semiconductor chip (6). Edge regions (11) of the interposer substrate (1) remain free of any plastics composition (12) and have, on both interposer sides (2, 4) external contact pads (7) which are electrically connected to one another via through contacts (8).Type: GrantFiled: August 22, 2006Date of Patent: January 7, 2014Assignee: Infineon Technologies AGInventors: Wolfgang Hetzel, Jochen Thomas, Peter Weitz, Ingo Wennemuth
-
Patent number: 7948071Abstract: An apparatus and a method of manufacture for a stacked-die assembly. A first die is placed on a substrate such that the backside of the die, i.e., the side opposite the side with the bond pads, is coupled to the substrate, preferably by an adhesive. Wire leads electrically couple the bond pads of the first die to contacts on the substrate. A second die is placed on the first die, and wire leads electrically couple the bond pads of the second die to contacts on the substrate. Preferably, a spacer is placed between the first die and the second die. Additional dies may be stacked on the second die.Type: GrantFiled: May 6, 2008Date of Patent: May 24, 2011Assignee: Qimonda AGInventors: Jochen Thomas, Peter Weitz, Jurgen Grafe, Harry Hedler, Jens Pohl
-
Patent number: 7422930Abstract: An apparatus and a method of manufacture for a stacked-die assembly. A first die is placed on a substrate such that the backside of the die, i.e., the side opposite the side with the bond pads, is coupled to the substrate, preferably by an adhesive. Wire leads electrically couple the bond pads of the first die to contacts on the substrate. A second die is placed on the first die, and wire leads electrically couple the bond pads of the second die to contacts on the substrate. Preferably, a spacer is placed between the first die and the second die. Additional dies may be stacked on the second die.Type: GrantFiled: March 2, 2004Date of Patent: September 9, 2008Assignee: Infineon Technologies AGInventors: Jochen Thomas, Peter Weitz, Jurgen Grafe, Harry Hedler, Jens Pohl
-
Publication number: 20080203575Abstract: An apparatus and a method of manufacture for a stacked-die assembly. A first die is placed on a substrate such that the backside of the die, i.e., the side opposite the side with the bond pads, is coupled to the substrate, preferably by an adhesive. Wire leads electrically couple the bond pads of the first die to contacts on the substrate. A second die is placed on the first die, and wire leads electrically couple the bond pads of the second die to contacts on the substrate. Preferably, a spacer is placed between the first die and the second die. Additional dies may be stacked on the second die.Type: ApplicationFiled: May 6, 2008Publication date: August 28, 2008Inventors: Jochen Thomas, Peter Weitz, Jurgen Grafe, Harry Hedler, Jens Pohl
-
Patent number: 7352057Abstract: A semiconductor module having an internal semiconductor chip stack on a wiring substrate is disclosed. In one embodiment, the semiconductor chip stack has semiconductor chips which are arranged such that they are offset, the semiconductor chips having bonding connection pads in at least one edge region of their active top side. These bonding connection pads are electrically connected to the wiring substrate via bonding connections. In this case, the semiconductor chips are stacked on top of one another in an offset manner such that the bonding connection pads remain free of a semiconductor chip which is stacked on top of them. In this case, the semiconductor chips may be identical silicon chips which may differ, for example in pairs, in terms of their wiring structure for the centrally arranged contact areas in different edge regions.Type: GrantFiled: October 7, 2005Date of Patent: April 1, 2008Assignee: Infineon Technologies AGInventors: Jurgen Grafe, Sylke Ludewig, Jochen Thomas, Peter Weitz
-
Publication number: 20070040261Abstract: A semiconductor component (10) has an interposer substrate (1) as stack element of a semiconductor component stack (25). The interposer substrate (1) has, on one of the interposer substrate sides (2, 4), a semiconductor chip protected by plastics composition (12) in its side edges (22). An interposer structure (3) partly covered by a plastics composition (12) is arranged on the interposer side (2, 4) opposite to the semiconductor chip (6). Edge regions (11) of the interposer substrate (1) remain free of any plastics composition (12) and have, on both interposer sides (2, 4) external contact pads (7) which are electrically connected to one another via through contacts (8).Type: ApplicationFiled: August 22, 2006Publication date: February 22, 2007Inventors: Wolfgang Hetzel, Jochen Thomas, Peter Weitz, Ingo Wennemuth
-
Publication number: 20060091518Abstract: A semiconductor module having an internal semiconductor chip stack on a wiring substrate is disclosed. In one embodiment, the semiconductor chip stack has semiconductor chips which are arranged such that they are offset, the semiconductor chips having bonding connection pads in at least one edge region of their active top side. These bonding connection pads are electrically connected to the wiring substrate via bonding connections. In this case, the semiconductor chips are stacked on top of one another in an offset manner such that the bonding connection pads remain free of a semiconductor chip which is stacked on top of them. In this case, the semiconductor chips may be identical silicon chips which may differ, for example in pairs, in terms of their wiring structure for the centrally arranged contact areas in different edge regions.Type: ApplicationFiled: October 7, 2005Publication date: May 4, 2006Inventors: Jurgen Grafe, Sylke Ludewig, Jochen Thomas, Peter Weitz
-
Publication number: 20050194674Abstract: An apparatus and a method of manufacture for a stacked-die assembly. A first die is placed on a substrate such that the backside of the die, i.e., the side opposite the side with the bond pads, is coupled to the substrate, preferably by an adhesive. Wire leads electrically couple the bond pads of the first die to contacts on the substrate. A second die is placed on the first die, and wire leads electrically couple the bond pads of the second die to contacts on the substrate. Preferably, a spacer is placed between the first die and the second die. Additional dies may be stacked on the second die.Type: ApplicationFiled: March 2, 2004Publication date: September 8, 2005Inventors: Jochen Thomas, Peter Weitz, Jurgen Grafe, Harry Hedler, Jens Pohl
-
Patent number: 6910161Abstract: A method and a device for reducing addresses of faulty memory cells compare addresses of faulty memory cells, as first fault addresses, with addresses of word lines or bit lines which are to be completely repaired, these addresses are referred to as second fault addresses. If the first fault address corresponds to the second fault address, the first fault address is deleted and not further processed. In a second comparison, it is determined, by reference to the number of non-deleted first fault addresses, whether an address of a word line or bit line is used as a new second fault address for the first comparison method. The number of addresses of faulty memory cells are thus reduced.Type: GrantFiled: December 14, 2001Date of Patent: June 21, 2005Assignee: Infineon Technologies AGInventors: Justus Kuhn, Peter Weitz
-
Patent number: 6897101Abstract: An integrated magnetoresisitive semiconductor memory configuration has MRAM memory cells located at crossover points of selection lines that are embedded in different, mutually separate line planes. A read/write current can be impressed in respective selection lines for writing to each MRAM memory cell and for reading an information item written therein. In this magnetoresistive semiconductor memory configuration, selection lines that serve for reading a cell information item are in each case located in separate first and second line planes in direct contact with the memory cells. A third and a fourth line plane are spatially separated and electrically isolated from the first and second line planes and are occupied by write selection lines for writing a cell information item.Type: GrantFiled: October 14, 2003Date of Patent: May 24, 2005Assignee: Infineon Technologies AGInventor: Peter Weitz
-
Publication number: 20050014394Abstract: A contact-connection device for electronic circuit units includes an adapter board, at least one elastic element arranged on the adapter board, conductor tracks arranged on the at least one elastic element and the adapter board, conductor track connecting elements deposited on the adapter board and electrically connected to the conductor tracks, and contact-connection elements deposited on the at least one elastic element and electrically connected to the conductor tracks, the contact-connection elements contact-connecting circuit unit connecting elements of the circuit units in an elastically pressing-on fashion.Type: ApplicationFiled: May 28, 2004Publication date: January 20, 2005Applicant: INFINEON TECHNOLOGIESInventors: Harry Hedler, Roland Irsigler, Thorsten Meyer, Peter Weitz
-
Publication number: 20040189333Abstract: The present invention relates to a carrier for receiving and electrically contacting individually separated dies (bare chips) for the testing and/or burn-in of the same, the carrier having first contacts arranged in a grid pattern corresponding to the die to be contacted. The preferred embodiment provides a carrier with which individually separated dies can be mechanically and electrically contacted with precision, allowing the functional testing and burn-in to be carried out with existing equipment, and in particular to realize the “known good die concept”. The preferred embodiment is achieved by first contacts of the carrier being provided with elastomer bumps having second contacts on their tips. The second contacts are electrically connected to the first contacts, and the dies are drawn against the elastomer bumps by a predetermined force that is generated by a vacuum.Type: ApplicationFiled: January 9, 2004Publication date: September 30, 2004Inventors: Stephan Dobritz, Peter Weitz, Harry Hedler
-
Publication number: 20040087134Abstract: An integrated magnetoresisitive semiconductor memory configuration has MRAM memory cells located at crossover points of selection lines that are embedded in different, mutually separate line planes. A read/write current can be impressed in respective selection lines for writing to each MRAM memory cell and for reading an information item written therein. In this magnetoresistive semiconductor memory configuration, selection lines that serve for reading a cell information item are in each case located in separate first and second line planes in direct contact with the memory cells. A third and a fourth line plane are spatially separated and electrically isolated from the first and second line planes and are occupied by write selection lines for writing a cell information item.Type: ApplicationFiled: October 14, 2003Publication date: May 6, 2004Inventor: Peter Weitz
-
Patent number: 6721230Abstract: An integrated memory including memory cells in a plurality of memory cell blocks, each memory cell block being assigned at least one dedicated data line and a register circuit that can be written from outside the memory. At the start of a test operation, data is stored in the register circuits as reference data. During an access cycle, in each case in each of the memory cell blocks, a respective memory cell or a group of memory cells is selected, a respective read amplifier is activated and, in each of the register circuits, a comparison between the data read out and the reference data is carried out. As a result, the time required for the test operation of the memory is made comparatively low.Type: GrantFiled: August 13, 2002Date of Patent: April 13, 2004Assignee: Infineon Technologies AGInventor: Peter Weitz
-
Patent number: 6608796Abstract: A circuit configuration for performing a selective changeover of word lines of a memory matrix between an activation potential and a deactivation potential uses selectively addressable drivers. The changeover of a word line input terminal from the activation potential to the deactivation potential is effected through the relevant driver if a deactivation signal is brought to an active state by a timing control circuit. In order to accelerate the deactivation of the word lines, a respectively assigned deactivation auxiliary switch is connected to each of the word lines at at least one terminal remote from the input terminal. The deactivation auxiliary switch is controlled by a timing control circuit such that it connects the remote terminal to the deactivation potential practically at the same instant at which the assigned driver changes the input terminal of the relevant word line from the activation potential over to the deactivation potential.Type: GrantFiled: April 2, 2002Date of Patent: August 19, 2003Assignee: Infineon Technologies AGInventor: Peter Weitz
-
Publication number: 20030039155Abstract: An integrated memory including memory cells in a plurality of memory cell blocks, each memory cell block being assigned at least one dedicated data line and a register circuit that can be written outside the memory. At the start of a test operation, data is stored in the register circuits as reference data. During an access cycle, in each case in each of the memory cell blocks, a respective memory cell or a group of memory cells is selected, a respective read amplifier is activated and, in each of the register circuits, a comparison between the data read out and the reference data is carried out. As a result, the time required for the test operation of the memory is made comparatively low.Type: ApplicationFiled: August 13, 2002Publication date: February 27, 2003Inventor: Peter Weitz
-
Publication number: 20020141278Abstract: A circuit configuration for performing a selective changeover of word lines of a memory matrix between an activation potential and a deactivation potential uses selectively addressable drivers. The changeover of a word line input terminal from the activation potential to the deactivation potential is effected through the relevant driver if a deactivation signal is brought to an active state by a timing control circuit. In order to accelerate the deactivation of the word lines, a respectively assigned deactivation auxiliary switch is connected to each of the word lines at at least one terminal remote from the input terminal. The deactivation auxiliary switch is controlled by a timing control circuit such that it connects the remote terminal to the deactivation potential practically at the same instant at which the assigned driver changes the input terminal of the relevant word line from the activation potential over to the deactivation potential.Type: ApplicationFiled: April 2, 2002Publication date: October 3, 2002Inventor: Peter Weitz
-
Publication number: 20020087926Abstract: A method and a device for reducing addresses of faulty memory cells compare addresses of faulty memory cells, as first fault addresses, with addresses of word lines or bit lines which are to be completely repaired, these addresses are referred to as second fault addresses. If the first fault address corresponds to the second fault address, the first fault address is deleted and not further processed. In a second comparison, it is determined, by reference to the number of non-deleted first fault addresses, whether an address of a word line or bit line is used as a new second fault address for the first comparison method. The number of addresses of faulty memory cells are thus reduced.Type: ApplicationFiled: December 14, 2001Publication date: July 4, 2002Inventors: Justus Kuhn, Peter Weitz
-
Patent number: 5983852Abstract: A housing cover for sealing a crankshaft housing includes a metal body having an end face adapted to face the flange surface on the crankshaft housing, with the metal body being provided with a plurality of holes for receiving attachment screws for attaching the housing cover to the crankshaft housing. A sealing strip is attached to the end face of the metal body. The sealing strip possesses an end face that is adapted to face the flange surface on the crankshaft housing. The end face of the sealing strip is configured to define at least one recess in the sealing strip, and a sealant is provided in the recess.Type: GrantFiled: October 15, 1998Date of Patent: November 16, 1999Assignees: Ford-Werke Aktiengesellschaft, CR Elastomoere GmbHInventors: Klaus-Peter Weitz, Helmut Olbricht