Patents by Inventor Peter Wung

Peter Wung has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Publication number: 20200392224
    Abstract: The invention provides methods for treating Systemic Sclerosis by administering a dual-V region bispecific antibody that specifically binds IL-4 and IL-13.
    Type: Application
    Filed: May 22, 2020
    Publication date: December 17, 2020
    Inventors: Christina SOUBRANE, Corinne ESPERET, Frederic MARRACHE, Peter WUNG
  • Publication number: 20200016421
    Abstract: A patient parameter monitoring pod in embodiments of the teachings may include one or more of the following features: (a) portable housing containing a power supply, (b) a patient parameter module connectable to a patient via lead cables to collect patient data, the patient data including at least one vital sign, (c) a transceiver adapted to wirelessly transmit the patient data to a defibrillator, (d) a data port adapted to supply the patient data via a direct electrical connection to the defibrillator, and (e) a carrying handle extending from the housing proximate a patient lead cable port that permits connection of the lead cables to the pod, the carrying handle positioned to protect the patient lead cable port and the patient lead cables attached to the port from direct impact.
    Type: Application
    Filed: September 16, 2019
    Publication date: January 16, 2020
    Inventors: Michael D. McMahon, Christopher Pearce, Peter Wung, John C. Daynes, Kenneth J. Peterson, Maren L. Nelson, James S. Neumiller
  • Patent number: 10413742
    Abstract: A patient parameter monitoring pod in embodiments of the teachings may include one or more of the following features: (a) portable housing containing a power supply, (b) a patient parameter module connectable to a patient via lead cables to collect patient data, the patient data including at least one vital sign, (c) a transceiver adapted to wirelessly transmit the patient data to a defibrillator, (d) a data port adapted to supply the patient data via a direct electrical connection to the defibrillator, and (e) a carrying handle extending from the housing proximate a patient lead cable port that permits connection of the lead cables to the pod, the carrying handle positioned to protect the patient lead cable port and the patient lead cables attached to the port from direct impact.
    Type: Grant
    Filed: October 31, 2013
    Date of Patent: September 17, 2019
    Assignee: PHYSIO-CONTROL, INC.
    Inventors: Michael D. McMahon, Christopher Pearce, Peter Wung, John C. Daynes, Kenneth J. Peterson, Maren L. Nelson, James S. Neumiller
  • Publication number: 20190018778
    Abstract: A hierarchical NAND memory device includes: memory units each including memory groups; dynamic cache register (DCR) units each including DCR groups; switching circuit units each including switching circuits that are respectively coupled to the memory groups of a respective memory unit and that are respectively coupled to the DCR groups of a respective DCR unit; data register units each including data registers that are respectively coupled to the switching circuits of a respective switching circuit units; a data line (DL) unit each including DLs; and DL switch units each including switches that are respectively coupled between the data registers of a respective data register unit and the DLs of the DL unit.
    Type: Application
    Filed: August 31, 2018
    Publication date: January 17, 2019
    Inventor: Peter Wung LEE
  • Patent number: 10124184
    Abstract: A modular external defibrillator system in embodiments of the teachings may include one or more of the following features: a base containing a defibrillator to deliver a defibrillation shock to a patient, (b) one or more pods each connectable to a patient via patient lead cables to collect at least one patient vital sign, the pods operable at a distance from the base, (c) a wireless communications link between the base and a selected one of the two or more pods to carry patient data from the selected pod to the base, the selection being based on which pod is associated with the base.
    Type: Grant
    Filed: August 24, 2016
    Date of Patent: November 13, 2018
    Assignee: PHYSIO-CONTROL, INC.
    Inventors: Christopher Pearce, Thomas J. McGrath, Randy L. Merry, John C. Daynes, Kenneth J. Peterson, Peter Wung, Michael D. McMahon, D. Craig Edwards, Eric T. Hoierman, Rockland W. Nordness, James S. Neumiller
  • Publication number: 20170352424
    Abstract: Provided are several preferred options of 3D hierarchical NAND arrays being formed in a (2D DL//3D LBL)?(3D CSL//3D WL) scheme and their associated 2D PBs are preferably formed right below the 3D array but on the reversed side of Psub so that the large silicon areas of most 2D peripheral circuits can be saved and the various 3D nLC NAND operations can be performed in more powerful pipeline and concurrent manner with a dramatic reduction in latency and power consumption. The preferred various 3D hierarchical NAND memories comprise a plurality of divided 3D sub-arrays for nLC storage, a plurality of 3D N-bit Cstring-based DCRs with minimum memory capacity to store 3×2n pages of program data when a 3-WL rotational nLC program scheme is adopted, and a plurality of distributed N-bit PBs with same number of LBL lines.
    Type: Application
    Filed: June 7, 2017
    Publication date: December 7, 2017
    Inventor: Peter Wung Lee
  • Patent number: 9666286
    Abstract: A hierarchical-GBL/LBL NAND array with a plurality of LG and MG groups in either orthogonal BL/CSL scheme or parallel BL/SL scheme including a plurality of block-decoders with a shared self-timed delay control circuit and a plurality of fully-shielding dynamic CACHE registers made of 2 local broken metal lines within the array and DRAM-like SA is provided. Each DCR capacitor is flexibly expandable by connecting multiple CLGs made by the local broken metal lines of the LGs to form a CMG of a larger MG. Based on the NAND array, multiple randomly selected WLs in multiple random blocks within multiple random LGs within one MG can be selected on basis of one WL per block per LG for performing an ABL pipeline and concurrent SLC program without verification, and on basis of one WL per block per MG for performing an ABL-like or HBL pipeline and concurrent SLC read.
    Type: Grant
    Filed: September 18, 2015
    Date of Patent: May 30, 2017
    Assignee: APLUS FLASH TECHNOLOGY, INC.
    Inventor: Peter Wung Lee
  • Patent number: 9659636
    Abstract: A YUKAI NAND array comprising multiple strings associated with hierarchical global/local bit lines (GBL/LBL) and each string being associated with one LBL and having adjacent LBL as a dedicated local source line (LSL) without a common source line to connect all strings. Each of the LBLs is interleavingly associated with either an Odd or Even string selected via one pair of dummy cells inserted in each string and is used as one on-chip PCACHE register with full BL-shielding without wasting extra silicon area to allow batch-based multiple concurrent MLC All-BL, All-Vtn-Program and Alternative-WL program, Odd/Even read and verify operations with options of providing individual and common VSL-based Vt-compensation and VLBL compensations to mitigate high WL-WL and BL-BL coupling effects.
    Type: Grant
    Filed: July 22, 2015
    Date of Patent: May 23, 2017
    Inventor: Peter Wung Lee
  • Patent number: 9613704
    Abstract: This invention discloses 2D or 3D NAND flash array in two-level BL-hierarchical structure with flexible multi-page or random-page-based concurrent, mixed SLC and MLC Read, Program or Program-Verify operations including bit-flipping for each program state or any combinations of above operations. Tracking techniques of self-timed control and algorithm of programming, read and local-bit line (LBL) voltage generations are proposed for enhancing automatic controls over charging and discharging of a plurality of WLs and LBLs in one or more randomly selected Blocks in one or more Segments of one or more Groups in a NAND plane for m-page concurrent operations using Vdd/Vss to Vinh/Vss Program page data conversion, multiple pseudo CACHEs based on LBL capacitors for storing raw SLC and MSB/LSB loaded page data, writing back or reading from Sense-Amplifier, Program/Read Buffer, real CHCHE, and multiple pseudo CACHEs with M-fold reduction in latency and power consumption.
    Type: Grant
    Filed: December 25, 2014
    Date of Patent: April 4, 2017
    Inventor: Peter Wung Lee
  • Patent number: 9595319
    Abstract: A novel 2D/3D hierarchical-BL NAND array with at least one plane on independent Psubstrate comprising a plurality of LG groups respectively associated with a plurality of local bit lines (LBLs) laid at a level below a plurality of broken or non-broken global bit lines (GBLs) connected to Page Buffer. Each LG group includes multiple blocks and connects an independent power supply line to each of the plurality of LBLs. Each block including N-bit 2D/3D NAND strings each with S cells connected in series and terminated by two string-select devices and coupled to a common source line. In particular, random-size partial-block WLs are selected from each block of randomly selected LG groups of one plane of the 2D/3D NAND array for erase at the same time with border WLs being optionally preread and program into another plane of the 2D/3D NAND array or optionally saved off-chip and wrote back for data security.
    Type: Grant
    Filed: April 25, 2016
    Date of Patent: March 14, 2017
    Inventor: Peter Wung Lee
  • Patent number: 9530492
    Abstract: Several 2D and 3D HiNAND flash memory arrays with 1-level or 2-level broken BL-hierarchical structures are provided for Multiple Whole-WL and All-BL simultaneous operations in Dispersed Blocks. The global bit line (GBL) is divided to multiple 1 (top)-level broken metal2 GBLs plus optional lower-level broken metal1 local bit lines (LBLs). A preferred Vinhibit supply higher than Vdd can be selectively supplied via horizontal metal0 power line LBLps to charge selected broken GBLs/LBLs which can also be selectively discharged via a String source line. Charge-sharing technique for precharging and discharging of broken GBL/LBL capacitors for NAND cell data sensing is used in Read and Verify operations with reduced power consumption and latency. Recall technique to restore the desired Program Data stored in the broken GBL/LBL capacitors is used for Multiple-WL and All-BL Program and Program-Verify operation with reduced program current for highest program yield superior P/E cycles.
    Type: Grant
    Filed: November 29, 2015
    Date of Patent: December 27, 2016
    Inventor: Peter Wung Lee
  • Patent number: 9524773
    Abstract: This invention provides a 2-level BL-hierarchical NAND memory architecture and associated concurrent operations applicable to both 2D and 3D HiNAND2 memory arrays. New Latch designs in Block-decoder and Segment-decoder with one common dedicated metal0 power line per one 2N-bit dynamic page buffer (DPB) formed in corresponding 2N broken-LBL metal1 line capacitors for Program and per one 2N-bit Segment DPB formed in corresponding 2N local LBL metal1 line capacitors for Read are provided for performing concurrent and pipeline operations of multiple-WL Program, Read, Erase-Verify, and Program-Verify in dispersed Blocks in a same or multiple different NAND planes with much enhanced array flexibility and multiple-fold performance improvements.
    Type: Grant
    Filed: December 11, 2015
    Date of Patent: December 20, 2016
    Inventor: Peter Wung Lee
  • Publication number: 20160361556
    Abstract: A modular external defibrillator system in embodiments of the teachings may include one or more of the following features: a base containing a defibrillator to deliver a defibrillation shock to a patient, (b) one or more pods each connectable to a patient via patient lead cables to collect at least one patient vital sign, the pods operable at a distance from the base, (c) a wireless communications link between the base and a selected one of the two or more pods to carry patient data from the selected pod to the base, the selection being based on which pod is associated with the base.
    Type: Application
    Filed: August 24, 2016
    Publication date: December 15, 2016
    Inventors: CHRISTOPHER PEARCE, THOMAS J. MCGRATH, RANDY L. MERRY, JOHN C. DAYNES, KENNETH J. PETERSON, PETER WUNG, MICHAEL D. MCMAHON, D. CRAIG EDWARDS, ERIC T. HOIERMAN, ROCKLAND W. NORDNESS, JAMES S. NEUMILLER
  • Publication number: 20160314833
    Abstract: A novel 2D/3D hierarchical-BL NAND array with at least one plane on independent Psubstrate comprising a plurality of LG groups respectively associated with a plurality of local bit lines (LBLs) laid at a level below a plurality of broken or non-broken global bit lines (GBLs) connected to Page Buffer. Each LG group includes multiple blocks and connects an independent power supply line to each of the plurality of LBLs. Each block including N-bit 2D/3D NAND strings each with S cells connected in series and terminated by two string-select devices and coupled to a common source line. In particular, random-size partial-block WLs are selected from each block of randomly selected LG groups of one plane of the 2D/3D NAND array for erase at the same time with border WLs being optionally preread and program into another plane of the 2D/3D NAND array or optionally saved off-chip and wrote back for data security.
    Type: Application
    Filed: April 25, 2016
    Publication date: October 27, 2016
    Inventor: Peter Wung Lee
  • Patent number: 9443578
    Abstract: This invention discloses a HiNAND array scheme with multiple-level of bit lines (BLs) including metal3 global bit lines (GBLs), divided metal2 Segment bit lines (SBLs), and divided metal1 block bit lines (BBLs) laid out in parallel to each other respectively for a plurality of NAND Strings. All other source lines or power lines connected to bottoms of corresponding String capacitances of GBLs, SBLs, and BBLs are associated with metal0 line laid out perpendicular to those BLs. Under the HiNAND array scheme, conventional one-WL Read and Program-Verify operations are replaced by multiple-WL and All-BL Read and Program-Verify operations executed with charge capacitance of SBLs being reduced to 1/10- 1/20 of capacitance of GBLs to achieve DRAM-like faster operation, less operation stress, and lower power consumption. A preferred set of program biased voltages on the selected WL and remaining non-selected WLs associated with a Multiplier and a DRAM-like charge-sharing Latch Sensing Amplifier is proposed.
    Type: Grant
    Filed: December 27, 2015
    Date of Patent: September 13, 2016
    Assignee: APLUS FLASH TECHNOLOGY, INC.
    Inventor: Peter Wung Lee
  • Patent number: 9439572
    Abstract: A modular external defibrillator system in embodiments of the teachings may include one or more of the following features: a base containing a defibrillator to deliver a defibrillation shock to a patient, (b) one or more pods each connectable to a patient via patient lead cables to collect at least one patient vital sign, the pods operable at a distance from the base, (c) a wireless communications link between the base and a selected one of the two or more pods to carry the at least one vital sign from the selected pod to the base, the selection being based on which pod is associated with the base.
    Type: Grant
    Filed: September 26, 2014
    Date of Patent: September 13, 2016
    Assignee: PHYSIO-CONTROL, INC.
    Inventors: Christopher Pearce, Thomas J. McGrath, Randy L. Merry, John C. Daynes, Kenneth J. Petersen, Peter Wung, Michael D. McMahon, D. Craig Edwards, Eric T. Hoierman, Rockland W. Nordness, James S. Neumiller
  • Patent number: 9443579
    Abstract: A YUKAI NAND array comprising multiple strings of all TLC and mixed TLC+SLC memory cells associated with hierarchical global/local bit lines (GBL/LBL) and each string being associated with one LBL and having adjacent LBL as a dedicated local source line (LSL) with full BL-shielding without wasting extra silicon area and without a common source line to connect all strings. Each of the LBLs is interleavingly associated with either an Odd or Even string selected via one pair of dummy cells inserted in each string and is used as one on-chip PCACHE register with full BL-shielding to perform concurrent ABL, AnP and Alt-WL program under multi-passes program schemes with LBL program voltage compensations and half-BL Odd/Even program-verify and read operations with individual VSL-based Vt-compensation to mitigate high WL-WL and BL-BL coupling effects.
    Type: Grant
    Filed: August 17, 2015
    Date of Patent: September 13, 2016
    Assignee: APLUS FLASH TECHNOLOGY, INC
    Inventor: Peter Wung Lee
  • Patent number: 9437306
    Abstract: This invention discloses a HiNAND array scheme with multiple-level of bit lines (BLs) including metal3 global bit lines (GBLs), divided metal2 Segment bit lines (SBLs), and divided metal1 block bit lines (BBLs) laid out in parallel to each other respectively for a plurality of NAND Strings. All other source lines or power lines connected to bottoms of corresponding String capacitances of GBLs, SBLs, and BBLs are associated with metal0 line laid out perpendicular to those BLs. Under the HiNAND array scheme, conventional one-WL Read and Program-Verify operations are replaced by multiple-WL and All-BL Read and Program-Verify operations executed with charge capacitance of SBLs being reduced to 1/10- 1/20 of capacitance of GBLs to achieve DRAM-like faster operation, less operation stress, and lower power consumption. A preferred set of program biased voltages on the selected WL and remaining non-selected WLs associated with a Multiplier and a DRAM-like charge-sharing Latch Sensing Amplifier is proposed.
    Type: Grant
    Filed: December 27, 2015
    Date of Patent: September 6, 2016
    Assignee: APLUS FLASH TECHNOLOGY, INC
    Inventor: Peter Wung Lee
  • Publication number: 20160172037
    Abstract: Y-word Search schemes under preferred hierarchical broken-GBL and broken-LBL NAND-CAM arrays with 1) one CSL line shared by two NAND blocks as a match line or 2) one LBLps line shared in each LG of H Blocks as a match line. The NAND-CAM includes three types of sense-amplifiers for Y-word search operations, including 1) an Analog SA with 3-Bias cascade circuit for LG-based LBLps match line, 2) a Digital-like SA circuit for Block-based CSL match line, and 3) an existing DR-SA along with decoders for Y-direction-CSL match line. One or more embodiments of the Y-word search operations are provided for finding one matched paired-block, then one matched block, and one matched Y-word string associated with a LBL using sequential On/Off technique without extra overhead.
    Type: Application
    Filed: December 15, 2015
    Publication date: June 16, 2016
    Inventor: Peter Wung Lee
  • Publication number: 20160141024
    Abstract: This invention discloses a HiNAND array scheme with multiple-level of bit lines (BLs) including metal3 global bit lines (GBLs), divided metal2 Segment bit lines (SBLs), and divided metal1 block bit lines (BBLs) laid out in parallel to each other respectively for a plurality of NAND Strings. All other source lines or power lines connected to bottoms of corresponding String capacitances of GBLs, SBLs, and BBLs are associated with metal0 line laid out perpendicular to those BLs. Under the HiNAND array scheme, conventional one-WL Read and Program-Verify operations are replaced by multiple-WL and All-BL Read and Program-Verify operations executed with charge capacitance of SBLs being reduced to 1/10- 1/20 of capacitance of GBLs to achieve DRAM-like faster operation, less operation stress, and lower power consumption. A preferred set of program biased voltages on the selected WL and remaining non-selected WLs associated with a Multiplier and a DRAM-like charge-sharing Latch Sensing Amplifier is proposed.
    Type: Application
    Filed: December 27, 2015
    Publication date: May 19, 2016
    Inventor: Peter Wung Lee