Patents by Inventor Phan Hoang
Phan Hoang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9064716Abstract: An embodiment is a method and apparatus to stack devices. A first finished package level (FPL) device having a first grounded tested die (GTD) is reduced to nearly size of the first GTD. The first FPL has a first plurality of solder balls. The reduced first FPL device is attached to a first substrate to form a first device assembly.Type: GrantFiled: September 30, 2009Date of Patent: June 23, 2015Assignee: VIRTIUM TECHNOLOGY, INC.Inventors: Phan Hoang, Chinh Minh Nguyen
-
Patent number: 8124450Abstract: An embodiment of the present invention is a technique to stack multiple devices using an interconnecting element. A board has a periphery and top and bottom surfaces. The top surface has top contact pads to attach to a first device. The bottom surface is milled down to form a cavity confined by vertical walls around the periphery. The cavity fits a second device. Bottom contact pads are formed on bottom side of the vertical walls. The bottom contact pads are raised with respect to the bottom side of the vertical walls. Traces internal to the board connect the bottom contact pads to the top contact pads.Type: GrantFiled: July 27, 2010Date of Patent: February 28, 2012Assignee: Virtium Technology, Inc.Inventors: Phan Hoang, Chinh Nguyen, Anthony Tran, Tung Dang
-
Patent number: 8090988Abstract: An embodiment is a method and apparatus to save data during power failure. A power supply generator generates operating voltages to a circuit from a generator supply source. A power monitor monitors a normal supply voltage and a backup supply voltage to provide a normal supply voltage to the generator supply source in a normal mode and to provide a backup supply voltage to the generator supply source in a power failure mode. A data transfer circuit transfers data from a volatile memory in the circuit to a non-volatile memory during the power failure mode.Type: GrantFiled: November 24, 2009Date of Patent: January 3, 2012Assignee: Virtium Technology, Inc.Inventor: Phan Hoang
-
Patent number: 8028404Abstract: An embodiment is a method and apparatus to provide a multi-function module. A circuit board has a form factor and a connector edge corresponding to a first interface standard. The connector edge includes first and second groups of pin-outs that are mapped to pin-out assignments compatible with the first interface standard and a second interface standard, respectively. A first interface is provided on the circuit board for a first set of devices connected to the first group of pin-outs to operate according to the first interface standard. A second interface is provided on the circuit board for a second set of devices connected to the second group of pin-outs to operate according to the second interface standard.Type: GrantFiled: June 17, 2010Date of Patent: October 4, 2011Assignee: Virtium Technology, Inc.Inventor: Phan Hoang
-
Publication number: 20110126046Abstract: An embodiment is a method and apparatus to save data during power failure. A power supply generator generates operating voltages to a circuit from a generator supply source. A power monitor monitors a normal supply voltage and a backup supply voltage to provide a normal supply voltage to the generator supply source in a normal mode and to provide a backup supply voltage to the generator supply source in a power failure mode. A data transfer circuit transfers data from a volatile memory in the circuit to a non-volatile memory during the power failure mode.Type: ApplicationFiled: November 24, 2009Publication date: May 26, 2011Applicant: VIRTIUM TECHNOLOGY, INC.Inventor: Phan Hoang
-
Publication number: 20110074002Abstract: An embodiment is a method and apparatus to stack devices. A first finished package level (FPL) device having a first grounded tested die (GTD) is reduced to nearly size of the first GTD. The first FPL has a first plurality of solder balls. The reduced first FPL device is attached to a first substrate to form a first device assembly.Type: ApplicationFiled: September 30, 2009Publication date: March 31, 2011Applicant: VIRTIUM TECHNOLOGY, INC.Inventors: Phan Hoang, Chinh Minh Nguyen
-
Publication number: 20100291736Abstract: An embodiment of the present invention is a technique to stack multiple devices using an interconnecting element. A board has a periphery and top and bottom surfaces. The top surface has top contact pads to attach to a first device. The bottom surface is milled down to form a cavity confined by vertical walls around the periphery. The cavity fits a second device. Bottom contact pads are formed on bottom side of the vertical walls. The bottom contact pads are raised with respect to the bottom side of the vertical walls. Traces internal to the board connect the bottom contact pads to the top contact pads.Type: ApplicationFiled: July 27, 2010Publication date: November 18, 2010Applicant: VIRTIUM TECHNOLOGY, INC.Inventors: Phan Hoang, Chinh Nguyen, Anthony Tran, Tung Dang
-
Publication number: 20100251543Abstract: An embodiment is a method and apparatus to provide a multi-function module. A circuit board has a form factor and a connector edge corresponding to a first interface standard. The connector edge includes first and second groups of pin-outs that are mapped to pin-out assignments compatible with the first interface standard and a second interface standard, respectively. A first interface is provided on the circuit board for a first set of devices connected to the first group of pin-outs to operate according to the first interface standard. A second interface is provided on the circuit board for a second set of devices connected to the second group of pin-outs to operate according to the second interface standard.Type: ApplicationFiled: June 17, 2010Publication date: October 7, 2010Applicant: VIRTIUM TECHNOLOGY, INC.Inventor: Phan Hoang
-
Patent number: 7786563Abstract: An embodiment of the present invention is a technique to stack multiple devices using an interconnecting element. A board has a periphery and top and bottom surfaces. The top surface has top contact pads to attach to a first device. The bottom surface is milled down to form a cavity confined by vertical walls around the periphery. The cavity fits a second device. Bottom contact pads are formed on bottom side of the vertical walls. The bottom contact pads are raised with respect to the bottom side of the vertical walls. Traces internal to the board connect the bottom contact pads to the top contact pads.Type: GrantFiled: June 28, 2007Date of Patent: August 31, 2010Assignee: Virtium Technology, Inc.Inventors: Phan Hoang, Chinh Nguyen, Anthony Tran, Tung Dang
-
Patent number: 7762818Abstract: An embodiment is a method and apparatus to provide a multi-function module. A circuit board has a form factor and a connector edge corresponding to a first interface standard. The connector edge includes first and second groups of pin-outs that are mapped to pin-out assignments compatible with the first interface standard and a second interface standard, respectively. A first interface is provided on the circuit board for a first set of devices connected to the first group of pin-outs to operate according to the first interface standard. A second interface is provided on the circuit board for a second set of devices connected to the second group of pin-outs to operate according to the second interface standard.Type: GrantFiled: December 29, 2008Date of Patent: July 27, 2010Assignee: Virtium Technology, Inc.Inventor: Phan Hoang
-
Publication number: 20100167557Abstract: An embodiment is a method and apparatus to provide a multi-function module. A circuit board has a form factor and a connector edge corresponding to a first interface standard. The connector edge includes first and second groups of pin-outs that are mapped to pin-out assignments compatible with the first interface standard and a second interface standard, respectively. A first interface is provided on the circuit board for a first set of devices connected to the first group of pin-outs to operate according to the first interface standard. A second interface is provided on the circuit board for a second set of devices connected to the second group of pin-outs to operate according to the second interface standard.Type: ApplicationFiled: December 29, 2008Publication date: July 1, 2010Applicant: Virtium Technology, Inc.Inventor: Phan Hoang
-
Patent number: 7167373Abstract: One embodiment of the invention includes a flexible circuit and a stiffener. The flexible circuit has first, second, and third portions. The first portion is folded on an upper surface of the third portion and has first contact elements attached to a first device. The second portion is folded on the first device and has second contact elements attached to a second device. The stiffener is attached to the upper surface of the third portion and located between the upper surface of the third portion and the first portion.Type: GrantFiled: March 8, 2004Date of Patent: January 23, 2007Assignee: Virtium Technology, Inc.Inventors: Phan Hoang, Chinh Nguyen, Frank Hoang, Andy Le
-
Publication number: 20030164247Abstract: In one embodiment of the invention, a stacking element includes a printed circuit board (PCB) and a plurality of solder bumps. The PCB has a top side and a bottom side. The top side is attached to first pins of a first device. The plurality of solder bumps are on the bottom side and attached to upper areas of second pins of a second device to provide electrical connections between the first pins and the second pins.Type: ApplicationFiled: April 1, 2003Publication date: September 4, 2003Inventors: Chinh Nguyen, Phu Hoang, Phan Hoang, Andy Le
-
Patent number: 6566610Abstract: In one embodiment of the invention, a stacking element includes a printed circuit board (PCB) and a plurality of solder bumps. The PCB has a top side and a bottom side. The top side is attached to first pins of a first device. The plurality of solder bumps are on the bottom side and attached to upper areas of second pins of a second device to provide electrical connections between the first pins and the second pins.Type: GrantFiled: November 1, 2001Date of Patent: May 20, 2003Assignee: Virtium Technology, Inc.Inventors: Chinh Nguyen, Phu Hoang, Phan Hoang, Andy Le
-
Publication number: 20030079909Abstract: In one embodiment of the invention, a stacking element includes a printed circuit board (PCB) and a plurality of solder bumps. The PCB has a top side and a bottom side. The top side is attached to first pins of a first device. The plurality of solder bumps are on the bottom side and attached to upper areas of second pins of a second device to provide electrical connections between the first pins and the second pins.Type: ApplicationFiled: November 1, 2001Publication date: May 1, 2003Inventors: Chinh Nguyen, Phu Hoang, Phan Hoang, Andy Le