Patents by Inventor Philip Arnold Ferolito
Philip Arnold Ferolito has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20160279439Abstract: A light source to provide therapeutic benefits to a patient's skin, with optical elements used to control light incidence on the skin at angles greater than ±20 degrees to the perpendicular to the skin surface, and methods for irradiating the patient's skin with a wearable device providing light at such angles.Type: ApplicationFiled: March 23, 2016Publication date: September 29, 2016Inventor: Philip Arnold Ferolito
-
Publication number: 20160129279Abstract: A wearable device for therapeutic irradiation of skin may comprise: a light source optically coupled to a light spreading sheet and electrically coupled to a controller configured for controlling the intensity of light emitted from the light source and the duration of emission of light from the light source during a therapeutic session; a proximity sensor for detecting proximity of the light spreading sheet to the skin, the proximity sensor being attached to the light spreading sheet and electrically coupled to the controller; and a power source electrically coupled to the light source and the controller; wherein the controller is further configured to turn on, and keep turned on for the duration of the therapeutic session, the light source when the proximity sensor detects proximity of the light spreading sheet to the skin. In embodiments the light source may comprise an array of light emitting diodes attached to a substrate.Type: ApplicationFiled: July 9, 2015Publication date: May 12, 2016Inventor: Philip Arnold Ferolito
-
Patent number: 8710862Abstract: Systems, methods, and apparatus, including computer program products, for providing termination resistance in a memory module are provided. An apparatus is provided that includes a plurality of memory circuits; an interface circuit operable to communicate with the plurality of memory circuits and to communicate with a memory controller; and a transmission line electrically coupling the interface circuit to a memory controller, wherein the interface circuit is operable to terminate the transmission line with a single termination resistance that is selected based on a plurality of resistance-setting commands received from the memory controller.Type: GrantFiled: April 25, 2012Date of Patent: April 29, 2014Assignee: Google Inc.Inventors: Philip Arnold Ferolito, Daniel L. Rosenband, David T. Wang, Michael John Smith
-
Patent number: 8675429Abstract: A system is provided for high-speed communication between a memory controller and a plurality of memory devices. A memory controller, and a plurality of memory devices are provided. Additionally, at least one channel is included for providing electrical communication between the memory controller and the plurality of memory devices, an impedance of the channel being at least partially controlled using High Density Interconnect (HDI) technology.Type: GrantFiled: August 29, 2012Date of Patent: March 18, 2014Assignee: Google Inc.Inventors: Min Wang, Philip Arnold Ferolito, Suresh Natarajan Rajan, Michael John Sebastian Smith
-
Patent number: 8279690Abstract: A system is provided for high-speed communication between a memory controller and a plurality of memory devices. A memory controller, and a plurality of memory devices are provided. Additionally, at least one channel is included for providing electrical communication between the memory controller and the plurality of memory devices, an impedance of the channel being at least partially controlled using High Density Interconnect (HDI) technology.Type: GrantFiled: February 6, 2012Date of Patent: October 2, 2012Assignee: Google Inc.Inventors: Min Wang, Philip Arnold Ferolito, Suresh Natarajan Rajan, Michael John Sebastian Smith
-
Publication number: 20120206165Abstract: Systems, methods, and apparatus, including computer program products, for providing termination resistance in a memory module are provided. An apparatus is provided that includes a plurality of memory circuits; an interface circuit operable to communicate with the plurality of memory circuits and to communicate with a memory controller; and a transmission line electrically coupling the interface circuit to a memory controller, wherein the interface circuit is operable to terminate the transmission line with a single termination resistance that is selected based on a plurality of resistance-setting commands received from the memory controller.Type: ApplicationFiled: April 25, 2012Publication date: August 16, 2012Applicant: GOOGLE INC.Inventors: Philip Arnold Ferolito, Daniel L. Rosenband, David T. Wang, Michael John Sebastian Smith
-
Patent number: 8169233Abstract: Systems, methods, and apparatus, including computer program products, for providing termination resistance in a memory module are provided. An apparatus is provided that includes a plurality of memory circuits; an interface circuit operable to communicate with the plurality of memory circuits and to communicate with a memory controller; and a transmission line electrically coupling the interface circuit to a memory controller, wherein the interface circuit is operable to terminate the transmission line with a single termination resistance that is selected based on a plurality of resistance-setting commands received from the memory controller.Type: GrantFiled: June 9, 2010Date of Patent: May 1, 2012Assignee: Google Inc.Inventors: Philip Arnold Ferolito, Daniel L. Rosenband, David T. Wang, Michael John Sebastian Smith
-
Patent number: 8111566Abstract: A system is provided for high-speed communication between a memory controller and a plurality of memory devices. A memory controller, and a plurality of memory devices are provided. Additionally, at least one channel is included for providing electrical communication between the memory controller and the plurality of memory devices, an impedance of the channel being at least partially controlled using High Density Interconnect (HDI) technology.Type: GrantFiled: November 16, 2007Date of Patent: February 7, 2012Assignee: Google, Inc.Inventors: Min Wang, Philip Arnold Ferolito, Suresh Natarajan Rajan, Michael John Sebastian Smith
-
Patent number: 8080874Abstract: A system, method, and apparatus are included for providing additional space between an integrated circuit package and a circuit board. An integrated circuit package is provided including a plurality of integrated circuit package contacts. Also provided is a circuit board in electrical communication with the integrated circuit package. Further, the integrated circuit package, the integrated circuit contacts, and/or the circuit board is configured for providing additional space between the integrated circuit package and the circuit board to position at least a portion of at least one component between the integrated circuit package and the circuit board.Type: GrantFiled: September 14, 2007Date of Patent: December 20, 2011Assignee: Google Inc.Inventors: Jeremy Werner, Daniel L. Rosenband, Jeremy Matthew Plunkett, William L. Schmidt, David T. Wang, Wael O. Zohni, Philip Arnold Ferolito, Michael John Sebastian Smith, Suresh Natarajan Rajan, Joseph C. Fjelstad
-
Publication number: 20110095783Abstract: Systems, methods, and apparatus, including computer program products, for providing termination resistance in a memory module are provided. An apparatus is provided that includes a plurality of memory circuits; an interface circuit operable to communicate with the plurality of memory circuits and to communicate with a memory controller; and a transmission line electrically coupling the interface circuit to a memory controller, wherein the interface circuit is operable to terminate the transmission line with a single termination resistance that is selected based on a plurality of resistance-setting commands received from the memory controller.Type: ApplicationFiled: June 9, 2010Publication date: April 28, 2011Applicant: GOOGLE INC.Inventors: Philip Arnold Ferolito, Daniel L. Rosenband, David T. Wang, Michael John Sebastian Smith
-
Patent number: 6044061Abstract: An input-buffered multipoint switch having input channels and output channels includes multi-level request buffers, a data path multiplexer, and a scheduler. The switch has a distinct multi-level request buffer associated with each input channel and each request buffer has multiple request registers for storing data cell transfer requests of different priorities. The multi-level request registers are linked in parallel to the scheduler to allow arbitration among requests of different input channels and different priority levels. The preferred arbitration process involves generating masks that reflect the output channels required by the same priority level requests. Utilizing masks to arbitrate between multiple requests in an input-buffered switch reduces arbitration cycle time and minimizes HOL blocking.Type: GrantFiled: March 10, 1998Date of Patent: March 28, 2000Assignee: Cabletron Systems, Inc.Inventors: Gunes Aybay, Philip Arnold Ferolito
-
Patent number: 5999531Abstract: A method and apparatus for routing packets through a multiport switch involves attaching indicators to packets before the packets are passed through a switch fabric, and then using the indicators to look-up output port vectors after the packets have been passed through the switch fabric. In a preferred embodiment of a 64.times.64 port switch, an 8-bit output channel vector and a 15-bit output port index are attached to a packet and passed through the switch fabric. The 8-bit output channel vector directs the packet to the proper output packet processor(s) and the 15-bit output port index is used to look-up an output port vector that identifies the output port(s) that will receive the packet. The method and system provide low packet overhead and flexible scaling.Type: GrantFiled: April 17, 1998Date of Patent: December 7, 1999Assignee: Cabletron Systems, Inc.Inventors: Philip Arnold Ferolito, Robert W. Pfile