Patents by Inventor Philip G. Neudeck
Philip G. Neudeck has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11128293Abstract: Methods and devices are disclosed for compensating for device property variations across a wafer. The method comprises determining an output of a first device based on an input and determining an output of a second device based on the input. The second device is located at a different position with respect to a center of the wafer than a position of the first device with respect to the center of the wafer. The method further comprises determining a difference between the output of the first device and the output of the second device, the difference arising at least in part from the difference in position of the first and second devices. The method further comprises altering the first device such that the output of the first device based on the input substantially matches the output of the second device based on the input.Type: GrantFiled: July 27, 2020Date of Patent: September 21, 2021Assignee: United States of America as Represented by the Administrator of National Aeronautics and Space AdministrationInventors: Michael J. Krasowski, Norman F. Prokop, Philip G. Neudeck, David J. Spry
-
Patent number: 11004802Abstract: An integrated circuit chip includes a wide bandgap semiconductor substrate, a plurality of semiconductor electronic components disposed on the semiconductor substrate, an overlying insulating layer disposed on the plurality of semiconductor devices, and a crack barrier laterally displaced from all of the plurality of semiconductor components. The crack barrier is configured to prevent propagation of cracks in the overlying insulating layer. The crack barrier does not conductively connect to any of the plurality of semiconductor electronic components.Type: GrantFiled: October 12, 2018Date of Patent: May 11, 2021Assignee: United States of America as Represented by the Administrator of National Aeronautics and Space AdministrationInventors: David J. Spry, Philip G. Neudeck
-
Patent number: 10490550Abstract: A process of fabrication and the resulting microelectronic device that realizes metal features with larger lateral areas to maintain damage-free integrity over larger temperature ranges. The process and device enable the realization of highly durable extreme-environment microelectronic integrated circuits with increased functional capability, including realization of larger-area on-chip integrated metal-insulator-metal capacitor devices.Type: GrantFiled: February 21, 2017Date of Patent: November 26, 2019Assignee: United States of America as Represented by the Administrator of National Aeronautics and Space AdministrationInventors: David J. Spry, Philip G. Neudeck
-
Patent number: 10256202Abstract: A durable bond pad structure is described that facilitates highly durable electrical connections to semiconductor microelectronics chips (e.g., silicon carbide (SiC) chips) to enable prolonged operation over very extreme temperature ranges.Type: GrantFiled: January 25, 2018Date of Patent: April 9, 2019Assignee: The United States of America as Represented by the Administrator of National Aeronautics and Space AdministrationInventors: David J. Spry, Dorothy Lukco, Philip G. Neudeck, Carl W. Chang, Liangyu Chen, Roger D. Meredith, Kelley M. Moses, Charles A. Blaha, Jose M. Gonzalez, Glenn M. Beheim, Kimala L. Laster
-
Patent number: 10122363Abstract: A current source logic gate with depletion mode field effect transistor (“FET”) transistors and resistors may include a current source, a current steering switch input stage, and a resistor divider level shifting output stage. The current source may include a transistor and a current source resistor. The current steering switch input stage may include a transistor to steer current to set an output stage bias point depending on an input logic signal state. The resistor divider level shifting output stage may include a first resistor and a second resistor to set the output stage point and produce valid output logic signal states. The transistor of the current steering switch input stage may function as a switch to provide at least two operating points.Type: GrantFiled: August 14, 2017Date of Patent: November 6, 2018Assignee: The United States of America as Represented by the Administrator of National Aeronautics and Space AdministraionInventors: Michael J. Krasowski, Norman F. Prokop, Philip G. Neudeck
-
Patent number: 9978686Abstract: A process of fabrication and the resulting integrated circuit device is made of patterned metal electrical interconnections between semiconductor devices residing on and forming extremely harsh environment integrated circuit chips. The process enables more complicated wide band gap semiconductor integrated circuits with more than one level of interconnect to function for prolonged time periods (over 1000 hours) at much higher temperatures (500 C).Type: GrantFiled: February 21, 2017Date of Patent: May 22, 2018Assignee: The United States of America as Represented by the Administrator of National Aeronautics and Space AdministrationInventors: David J. Spry, Philip G. Neudeck
-
Patent number: 8841698Abstract: A method is disclosed that provides a self-aligned nitrogen-implant particularly suited for a Junction Field Effect Transistor (JFET) semiconductor device preferably comprised of a silicon carbide (SiC). This self-aligned nitrogen-implant allows for the realization of durable and stable electrical functionality of high temperature transistors such as JFETs. The method implements the self-aligned nitrogen-implant having predetermined dimensions, at a particular step in the fabrication process, so that the SiC junction field effect transistors are capable of being electrically operating continuously at 500° C. for over 10,000 hours in an air ambient with less than a 10% change in operational transistor parameters.Type: GrantFiled: April 1, 2011Date of Patent: September 23, 2014Assignee: The United States of America as Represented by the Administrator of National Aeronautics and Space AdministrationInventor: Philip G. Neudeck
-
Publication number: 20110212583Abstract: A method is disclosed that provides a self-aligned nitrogen-implant particularly suited for a Junction Field Effect Transistor (JFET) semiconductor device preferably comprised of a silicon carbide (SiC). This self-aligned nitrogen-implant allows for the realization of durable and stable electrical functionality of high temperature transistors such as JFETs. The method implements the self-aligned nitrogen-implant having predetermined dimensions, at a particular step in the fabrication process, so that the SiC junction field effect transistors are capable of being electrically operating continuously at 500° C. for over 10,000 hours in an air ambient with less than a 10% change in operational transistor parameters.Type: ApplicationFiled: April 1, 2011Publication date: September 1, 2011Inventor: Philip G. Neudeck
-
Patent number: 7935601Abstract: A method is disclosed that provides a self-aligned nitrogen-implant particularly suited for a Junction Field Effect Transistor (JFET) semiconductor device preferably comprised of a silicon carbide (SiC). This self-aligned nitrogen-implant allows for the realization of durable and stable electrical functionality of high temperature transistors such as JFETs. The method implements the self-aligned nitrogen-implant having predetermined dimensions, at a particular step in the fabrication process, so that the SiC junction field effect transistors are capable of being electrically operating continuously at 500° C. for over 10,000 hours in an air ambient with less than a 10% change in operational transistor parameters.Type: GrantFiled: September 4, 2009Date of Patent: May 3, 2011Assignee: The United States of America as represented by the Administrator of National Aeronautics and Space AdministrationInventor: Philip G. Neudeck
-
Patent number: 7449065Abstract: A method and the benefits resulting from the product thereof are disclosed for the growth of large, low-defect single-crystals of tetrahedrally-bonded crystal materials. The process utilizes a uniquely designed crystal shape whereby the direction of rapid growth is parallel to a preferred crystal direction. By establishing several regions of growth, a large single crystal that is largely defect-free can be grown at high growth rates. This process is particularly suitable for producing products for wide-bandgap semiconductors, such as SiC, GaN, AlN, and diamond. Large low-defect single crystals of these semiconductors enable greatly enhanced performance and reliability for applications involving high power, high voltage, and/or high temperature operating conditions.Type: GrantFiled: December 2, 2006Date of Patent: November 11, 2008Assignee: Ohio Aerospace InstituteInventors: J. Anthony Powell, Philip G. Neudeck, Andrew J. Trunek, David J. Spry
-
Patent number: 6869480Abstract: Methods are disclosed that provide for structures and techniques for the fabrication of ordered arrangements of crystallographically determined nanometer scale steps on single crystal substrates, particularly SiC. The ordered nanometer scale step structures are produced on the top surfaces of mesas by a combination of growth and etching processes. These structures, sometimes referred to herein as artifacts, are to enable step-height calibration, particularly suitable for scanning probe microscopes and profilometers, from less than one nanometer (nm) to greater than 10 nm, with substantially no atomic scale roughness of the plateaus on either side of each step.Type: GrantFiled: July 17, 2002Date of Patent: March 22, 2005Assignee: The United States of America as represented by the United States National Aeronautics and Space AdministrationInventors: Phillip B. Abel, J. Anthony Powell, Philip G. Neudeck
-
Patent number: 6783592Abstract: The present invention is related to a method that enables and improves wide bandgap homoepitaxial layers to be grown on axis single crystal substrates, particularly SiC. The lateral positions of the screw dislocations in epitaxial layers are predetermined instead of random, which allows devices to be reproducibly patterned to avoid performance degrading crystal defects normally created by screw dislocations.Type: GrantFiled: October 10, 2002Date of Patent: August 31, 2004Assignee: The United States of America as represented by the Administrator of National Aeronautics and Space AdministrationInventors: Philip G. Neudeck, J. Anthony Powell
-
Publication number: 20040144301Abstract: Methods for vapor phase growth of relatively large bulk single crystals free (or nearly free) of extended structural crystal defects are disclosed. In one embodiment, an initial seed crystal is produced on an atomically-flat crystal surface which does not have to be of the same crystal structure and material as the seed crystal. For the bulk crystal growth, the methods of the present invention primarily utilize a growth mechanism based on crystal nucleation at the edge and corners of crystal facets of the growing crystal. The invention has application in growth of single crystals of wide bandgap semiconducting materials for use in harsh-environment and/or high power electronics and micromechanical systems.Type: ApplicationFiled: January 24, 2003Publication date: July 29, 2004Inventors: Philip G. Neudeck, J. Anthony Powell
-
Patent number: 6763699Abstract: Gas sensor devices are provided having an atomically flat silicon carbide top surface that, in turn, provides for a uniform, and reproducible surface thereof.Type: GrantFiled: February 6, 2003Date of Patent: July 20, 2004Assignee: The United States of America as represented by the Administrator of Natural Aeronautics and Space AdministrationInventors: Gary W. Hunter, Philip G. Neudeck
-
Publication number: 20040069212Abstract: The present invention is related to a method that enables and improves wide bandgap homoepitaxial layers to be grown on axis single crystal substrates, particularly SiC. The lateral positions of the screw dislocations in epitaxial layers are predetermined instead of random, which allows devices to be reproducibly patterned to avoid performance degrading crystal defects normally created by screw dislocations.Type: ApplicationFiled: October 10, 2002Publication date: April 15, 2004Inventors: Philip G. Neudeck, J. Anthony Powell
-
Patent number: 6488771Abstract: A method is disclosed for growing high-quality low-defect crystal films heteroepitaxially on substrates that are different than the crystal films. The growth of the first two heteroepitaxial bilayers is performed on a first two-dimensional nucleate island before a second growth of two-dimensional nucleation is allowed to start. The method is particularly suited for the growth of 3C-SiC, 2H-AlN, or 2H-GaN on 6H-SiC, 4H-SiC, or silicon substrates.Type: GrantFiled: September 25, 2001Date of Patent: December 3, 2002Assignee: The United States of America as represented by the Administrator of the National Aeronautics and Space AdministrationInventors: J. Anthony Powell, Philip G. Neudeck
-
Patent number: 6461944Abstract: A method for growing arrays of large-area device-size films of step-free (i.e., atomically flat) SiC surfaces for semiconductor electronic device applications is disclosed. This method utilizes a lateral growth process that better overcomes the effect of extended defects in the seed crystal substrate that limited the obtainable step-free area achievable by prior art processes. The step-free SiC surface is particularly suited for the heteroepitaxial growth of 3C (cubic) SiC, AlN, and GaN films used for the fabrication of both surface-sensitive devices (i.e., surface channel field effect transistors such as HEMT's and MOSFET's) as well as high-electric field devices (pn diodes and other solid-state power switching devices) that are sensitive to extended crystal defects.Type: GrantFiled: February 7, 2001Date of Patent: October 8, 2002Assignee: The United States of America as represented by the Administrator of the National Aeronautics and Space AdministrationInventors: Philip G. Neudeck, J. Anthony Powell
-
Publication number: 20020106842Abstract: A method for growing arrays of large-area device-size films of step-free (i.e., atomically flat) SiC surfaces for semiconductor electronic device applications is disclosed. This method utilizes a lateral growth process that better overcomes the effect of extended defects in the seed crystal substrate that limited the obtainable step-free area achievable by prior art processes. The step-free SiC surface is particularly suited for the heteroepitaxial growth of 3C (cubic) SiC, AlN, and GaN films used for the fabrication of both surface-sensitive devices (i.e., surface channel field effect transistors such as HEMT's and MOSFET's) as well as high-electric field devices (pn diodes and other solid-state power switching devices) that are sensitive to extended crystal defects.Type: ApplicationFiled: February 7, 2001Publication date: August 8, 2002Inventors: Philip G. Neudeck, J. Anthony Powell
-
Patent number: 6165874Abstract: A method of growing atomically-flat surfaces and high quality low-defect crystal films of semiconductor materials and fabricating improved devices thereon. The method is also suitable for growing films heteroepitaxially on substrates that are different than the film. The method is particularly suited for growth of elemental semiconductors (such as Si), compounds of Groups III and V elements of the Periodic Table (such as GaN), and compounds and alloys of Group IV elements of the Periodic Table (such as SiC).Type: GrantFiled: December 16, 1998Date of Patent: December 26, 2000Assignee: The United States of America as represented by the Administrator of the National Aeronautics and Space AdministrationInventors: J. Anthony Powell, David J. Larkin, Philip G. Neudeck, Lawrence G. Matus
-
Patent number: 6111452Abstract: A wide dynamic range RF mixer is shown using wide bandgap semiconductors such as SiC, GaN, AlGaN, or Diamond instead of conventional narrow bandgap semiconductors. The use of wide bandgap semiconductors will permit RF mixers to operate in higher RF environments, to be less susceptible to out-of-band jamming and interference, and to be more effective in receiving weak RF signals in the presence of strong unwanted signals.Type: GrantFiled: February 21, 1997Date of Patent: August 29, 2000Assignee: The United States of America as represented by the Secretary of the ArmyInventors: Christian Fazi, Philip G. Neudeck