Patents by Inventor Philippe Godignon
Philippe Godignon has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11688774Abstract: A field-plate trench FET having a drain region, an epitaxial layer, a source region, a gate conductive layer formed in a trench, a field-plate dielectric layer formed on vertical sidewalls of the trench, a well region formed below the trench, a source contact and a gate contact. When the well region is in direct physical contact with the gate conductive layer, the field-plate trench FET can be used as a normally-on device working depletion mode, and when the well region is electrically isolated from the gate conductive layer by the field-plate layer, the field-plate trench FET can be used as a normally-off device working in an accumulation-depletion mode.Type: GrantFiled: January 11, 2022Date of Patent: June 27, 2023Assignee: Monolithic Power Systems, Inc.Inventors: Ignacio Cortes Mayol, Philippe Godignon, Victor Soler, Jose Rebollo
-
Patent number: 11527626Abstract: A field-plate trench FET having a drain region, an epitaxial layer, a source region, a gate conductive layer formed in a trench, a field-plate dielectric layer formed on vertical sidewalls of the trench, a well region formed below the trench, a source contact and a gate contact. When the well region is in direct physical contact with the gate conductive layer, the field-plate trench FET can be used as a normally-on device working depletion mode, and when the well region is electrically isolated from the gate conductive layer by the field-plate layer, the field-plate trench FET can be used as a normally-off device working in an accumulation-depletion mode.Type: GrantFiled: October 30, 2020Date of Patent: December 13, 2022Assignee: Monolithic Power Systems, Inc.Inventors: Ignacio Cortes Mayol, Philippe Godignon, Victor Soler, Jose Rebollo
-
Patent number: 11407642Abstract: The present invention refers to a method for exfoliating and transferring graphene from a doped silicon carbide substrate to another substrate, the method being based on exfoliation induced by hydrogen bubbles produced in the electrolysis of water.Type: GrantFiled: December 27, 2017Date of Patent: August 9, 2022Assignees: CONSEJO SUPERIOR DE INVESTIGACIONES CIENTÍFICAS (CSIC), CENTRO DE INVESTIGACIÓN BIOMEDICA EN RED (CIBER)Inventors: Gemma Rius Suñé, Philippe Godignon, Rosa Villa Sanz, Elisabet Prats Alfonso
-
Publication number: 20220140092Abstract: A field-plate trench FET having a drain region, an epitaxial layer, a source region, a gate conductive layer formed in a trench, a field-plate dielectric layer formed on vertical sidewalls of the trench, a well region formed below the trench, a source contact and a gate contact. When the well region is in direct physical contact with the gate conductive layer, the field-plate trench FET can be used as a normally-on device working depletion mode, and when the well region is electrically isolated from the gate conductive layer by the field-plate layer, the field-plate trench FET can be used as a normally-off device working in an accumulation-depletion mode.Type: ApplicationFiled: October 30, 2020Publication date: May 5, 2022Inventors: Ignacio Cortes Mayol, Philippe Godignon, Victor Soler, Jose Rebollo
-
Publication number: 20220140093Abstract: A field-plate trench FET having a drain region, an epitaxial layer, a source region, a gate conductive layer formed in a trench, a field-plate dielectric layer formed on vertical sidewalls of the trench, a well region formed below the trench, a source contact and a gate contact. When the well region is in direct physical contact with the gate conductive layer, the field-plate trench FET can be used as a normally-on device working depletion mode, and when the well region is electrically isolated from the gate conductive layer by the field-plate layer, the field-plate trench FET can be used as a normally-off device working in an accumulation-depletion mode.Type: ApplicationFiled: January 11, 2022Publication date: May 5, 2022Inventors: Ignacio Cortes Mayol, Philippe Godignon, Victor Soler, Jose Rebollo
-
Publication number: 20210273056Abstract: A MOSFET device arranged on a substrate 10 having first and second heavily-doped strips 11 and 14 respectively covered by first and second contacts 13 and 15, these two strips being spaced apart by a channel 18 that also appears on the substrate 10, the channel being covered by a dielectric layer 20, itself surmounted by a third contact 21. The channel 18 incorporates a thin film 19 lightly doped with dopant atoms of a same type as the channel, at the interface with the dielectric layer 20, the dopant atoms being distributed on both sides of the interface.Type: ApplicationFiled: September 6, 2019Publication date: September 2, 2021Applicants: ION BEAM SERVICES, CNM - CSICInventors: Frank TORREGROSA, Laurent ROUX, Philippe GODIGNON
-
Publication number: 20200031675Abstract: The present invention refers to a method for exfoliating and transferring graphene from a doped silicon carbide substrate to another substrate, the method being based on exfoliation induced by hydrogen bubbles produced in the electrolysis of water.Type: ApplicationFiled: December 27, 2017Publication date: January 30, 2020Inventors: Gemma RIUS SUÑÉ, Philippe GODIGNON, Rosa VILLA SANZ, Elisabet PRATS ALFONSO
-
Patent number: 9356113Abstract: The invention concerns a method for producing a field effect transistor having a trench gate comprising: —the forming (110) of at least one trench (11, 12, 13) in a semi-conductive substrate (1) having a first type of conductivity, said substrate comprising two opposing faces called front face and rear face, —the primary implantation (120) of ions having a second type of conductivity so as to implant each trench of the substrate to form an active gate area, —the depositing (160) of a layer of polycrystalline silicon having the second type of conductivity on the implanted active gate area, —the oxidation (160) of the layer of polycrystalline silicon, and —the metallization (180) of the substrate on the front and rear faces of same in order to form active source and drain areas.Type: GrantFiled: September 5, 2012Date of Patent: May 31, 2016Assignees: Institut National des Sciences Appliquees de Lyon, Université Claude Bernard Lyon 1, Centre National de la Recherche Scientifique (CNRS), Ecole Centrale De Lyon, Consejo Superior De Investigaciones Cienti{acute over (f)}icas (CSIC)Inventors: Dominique Tournier, Florian Chevalier, Philippe Godignon, José Millan
-
Publication number: 20150349084Abstract: The invention concerns a method for producing a field effect transistor having a trench gate comprising:—the forming (110) of at least one trench (11, 12, 13) in a semi-conductive substrate (1) having a first type of conductivity, said substrate comprising two opposing faces called front face and rear face,—the primary implantation (120) of ions having a second type of conducitivity so as to implant each trench of the substrate to form an active gate area,—the depositing (160) of a layer of polycrystalline silicon having the second type of conductivity on the implanted active gate area,—the oxidation (160) of the layer of polycrystalline silicon, and—the metallisation (180) of the substrate on the front and rear faces of same in order to form active source and drain areas.Type: ApplicationFiled: September 5, 2012Publication date: December 3, 2015Applicants: Institut National des Sciences Appliquees de Lyon, Université Claude Bernard Lyon 1, Centre National de la Recherche Scientifique (CNRS, Ecole Centrale De Lyon, Consejo Superior De Investigaciones Cientificas (CSIC)Inventors: Dominique TOURNIER, Florian CHEVALIER, Philippe GODIGNON, José MILLAN
-
Patent number: 9030796Abstract: A system for supplying direct current and DC voltage is provided. The system comprise a first supply branch having a first DC voltage source and a power field-effect transistor of a current limiter which are connected in series, and a second supply branch having a second DC voltage source. The power transistor has a current/voltage characteristic with a first inverse polarization area without current limitation, and a second conduction area with current limitation based on a current threshold. The power field-effect transistor is connected to the first voltage source with an inverse polarization when the voltage source of the first branch is operating normally.Type: GrantFiled: December 1, 2011Date of Patent: May 12, 2015Assignee: MERSEN France SB SASInventors: Franck Sarrus, Thierry Rambaud, Dominique Tournier, Philippe Godignon, Jean-François De Palma
-
Publication number: 20140063672Abstract: A system for supplying direct current and DC voltage is provided. The system comprise a first supply branch having a first DC voltage source and a power field-effect transistor of a current limiter which are connected in series, and a second supply branch having a second DC voltage source. The power transistor has a current/voltage characteristic with a first inverse polarization area without current limitation, and a second conduction area with current limitation based on a current threshold. The power field-effect transistor is connected to the first voltage source with an inverse polarization when the voltage source of the first branch is operating normally.Type: ApplicationFiled: December 1, 2011Publication date: March 6, 2014Applicant: MERSEN FRANCE SB SASInventors: Franck Sarrus, Thierry Rambaud, Dominique Tournier, Philippe Godignon, Jean-François De Palma
-
Publication number: 20130250467Abstract: The invention relates to a power transistor for protecting, by limiting current, an electrical power supply, including one or more basic power vertical-junction field-effect transistors (602). Each basic power vertical junction field-effect transistor (602) includes at least one semiconductor depletion region (618, 620) forming a partially buried gate that defines a vertical channel (622) inside a first region (612). Each basic transistor includes a semiconductor depletion region (618, 620) forming an upper surface gate that is not buried, and defining a side channel inside a region (612) vertically adjacent to the first region.Type: ApplicationFiled: December 1, 2011Publication date: September 26, 2013Applicant: MERSEN FRANCE SB SASInventors: Franck Sarrus, Thierry Rambaud, Dominique Tournier, Philippe Godignon, Jean-Francois De Palma
-
Publication number: 20110033726Abstract: The present disclosure relates to a self-aligned metal mask assembly for selectively depositing thin films on microelectronic substrates and devices, comprising the following parts: a) an upper metal mask with the orifices or zones that define the patterns to be metalized, said mask having centring holes, b) a lower metal mask with orifices of the same size and shape as the substrates or devices to be metalized, and further auxiliary holes for centring the assembly, c) a piece or base provided with rods corresponding to the auxiliary holes, for centring the above parts, an upper piece or frame for securing and keeping the complete assembly aligned by means of screws and slight pressure. The assembly can in turn be secured to the sample-holder of the deposition machine.Type: ApplicationFiled: January 23, 2009Publication date: February 10, 2011Inventors: Xavier Jorda Sanuy, Xavier Perpiña Giribet, Miquel Vellvehi Hernandez, David Sanchez Sanchez, Philippe Godignon
-
Patent number: 6589859Abstract: In the method, the following are placed in succession on a substrate: at least one conductive layer and at least one semiconductor power circuit, and metal connection tabs are fitted to the face of the semiconductor circuit facing away from the conductive layer by metallizing a metal film. Thereafter, at least one solder element is placed on each film obtained in this way, at least one conductive member is applied to the or each solder element on its side facing away from the metal film, and the or each solder element is caused to melt so as to secure the or each conductive member to the or each metal film.Type: GrantFiled: July 6, 2001Date of Patent: July 8, 2003Assignee: AlstomInventors: Alain Petitbon, Nathalie Martin, Xavier Jorda, Philippe Godignon, David Flores
-
Publication number: 20020006685Abstract: In the method, the following are placed in succession on a substrate: at least one conductive layer and at least one semiconductor power circuit, and metal connection tabs are fitted to the face of the semiconductor circuit facing away from the conductive layer by metallizing a metal film. Thereafter, at least one solder element is placed on each film obtained in this way, at least one conductive member is applied to the or each solder element on its side facing away from the metal film, and the or each solder element is caused to melt so as to secure the or each conductive member to the or each metal film.Type: ApplicationFiled: July 6, 2001Publication date: January 17, 2002Applicant: ALSTOMInventors: Alain Petitbon, Nathalie Martin, Xavier Jorda, Philippe Godignon, David Flores
-
Patent number: 5696390Abstract: A current limiter component constituted by a semiconductor bar or wafer doped in four layers (P, N, P, N) between its anode and cathode. The doping characteristics and the dimensional characteristics of the bar are adjusted to obtain a characteristic current to voltage curve which initially increases as voltage and current increases in the manner of a diode followed by a part constituting a current limiting plateau wherein the plateau reflects that the current remains fixed until the voltage reaches a breakdown voltage.Type: GrantFiled: July 29, 1996Date of Patent: December 9, 1997Assignees: Ferraz, Centro Nacional de MicroelectronicaInventors: Philippe Godignon, Jean-Fran.cedilla.ois De Palma, Rene Deshayes, Juan Fernandez, Jose Millan