Patents by Inventor Philippe Schoenborn
Philippe Schoenborn has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6062163Abstract: An apparatus for producing a plasma suitable for semiconductor processing at pressures in the low millitorr range. The apparatus includes a vacuum chamber with a dielectric window, a generally planar coil disposed adjacent the window outside the chamber and coupled to an appropriate power source, and a plasma initiator disposed within the chamber. Once the plasma is initiated, the planar coil sustains the plasma by inductive power coupling. In one embodiment the plasma initiator is a secondary electrode disposed within the chamber and coupled to a second RF power source. In an alternative embodiment both the secondary electrode and a target pedestal are coupled to the secondary RF power source through a power splitter. In an alternative embodiment, the plasma initiator is used to ionize a portion of the process gas and provide a plasma that may then inductively couple with the planar coil.Type: GrantFiled: June 13, 1997Date of Patent: May 16, 2000Assignee: LSI Logic CorporationInventors: Roger Patrick, Philippe Schoenborn, Mark Franklin, Frank Bose
-
Patent number: 5902704Abstract: A process for forming a photoresist mask over a patternable layer of an integrated circuit structure formed on a semiconductor substrate is described wherein the photoresist mask is initially formed with oversized lateral dimensions over a layer of patternable material of an integrated circuit on a semiconductor substrate. The oversized resist mask is then optionally measured in a vacuum apparatus to determine the size of the critical dimensions; then dry etched, preferably in the same vacuum apparatus, to reduce the size of the resist mask; then measured to determine the size of the critical dimensions (preferably again in the same vacuum apparatus); and then, if necessary, further dry etched to further reduce the size of the critical dimensions. The dry etching and subsequent measurement steps are repeated until the desired critical dimensions of the resist mask are reached.Type: GrantFiled: July 2, 1997Date of Patent: May 11, 1999Assignee: LSI Logic CorporationInventors: Philippe Schoenborn, John Haywood
-
Patent number: 5877530Abstract: A novel integrated circuit structure, and process for making same, is disclosed wherein a tapered or gradient doped profile region is provided in a semiconductor substrate between the heavily doped drain region and the channel region in the substrate comprising an MOS device. In the process of the invention, a re-entrant or tapered gate electrode, resembling an inverted trapezoid, is used as a mask during a first doping step at a dosage level higher than normally used to form a conventional LDD region. This doping step forms a doped region having a dopant gradient which gradually increases in dosage level with distance from the channel region. Conventional oxide spacers may then be formed on the sidewalls of the gate electrode followed by conventional high level doping to form the heavily doped source and drain region in the unmasked portions of the substrate between the oxide spacers and the field oxide isolation.Type: GrantFiled: July 31, 1996Date of Patent: March 2, 1999Assignee: LSI Logic CorporationInventors: Sheldon Aronowitz, Laique Khan, Philippe Schoenborn
-
Patent number: 5663083Abstract: An MOS structure is disclosed which is provided with a trench in the substrate adjacent the channel region of the substrate, i.e., adjacent the area of the substrate over which the gate oxide and gate electrode are formed. The region of the substrate beneath the trench is lightly doped to provide a deeper LDD region in the substrate between the channel and the drain region so that electrons traveling through the channel to the drain region follow a path deeper in the substrate and farther spaced from the gate oxide in the region of the substrate between the source region and the drain region where high fields are encountered by electrons traveling through the channel from the source region to the drain region.Type: GrantFiled: August 12, 1996Date of Patent: September 2, 1997Assignee: LSI Logic CorporationInventors: Sungki O, Philippe Schoenborn
-
Patent number: 5639519Abstract: An apparatus for producing a plasma suitable for semiconductor processing at pressures in the low millitorr range. The apparatus includes a vacuum chamber with a dielectric window, a generally planar coil disposed adjacent the window outside the chamber and coupled to an appropriate power source, and a plasma initiator disposed within the chamber. Once the plasma is initiated, the planar coil sustains the plasma by inductive power coupling. In one embodiment the plasma initiator is a secondary electrode disposed within the chamber and coupled to a second RF power source. In an alternative embodiment both the secondary electrode and a target pedestal are coupled to the secondary RF power source through a power splitter. In an alternative embodiment, the plasma initiator is used to ionize a portion of the process gas and provide a plasma that may then inductively couple with the planar coil.Type: GrantFiled: November 20, 1995Date of Patent: June 17, 1997Assignee: LSI Logic CorporationInventors: Roger Patrick, Philippe Schoenborn, Mark Franklin, Frank Bose
-
Patent number: 5598021Abstract: An MOS structure is disclosed which is provided with a trench in the substrate adjacent the channel region of the substrate, i.e., adjacent the area of the substrate over which the gate oxide and gate electrode are formed. The region of the substrate beneath the trench is lightly doped to provide a deeper LDD region in the substrate between the channel and the drain region so that electrons traveling through the channel to the drain region follow a path deeper in the substrate and farther spaced from the gate oxide in the region of the substrate between the source region and the drain region where high fields are encountered by electrons traveling through the channel from the source region to the drain region.Type: GrantFiled: January 18, 1995Date of Patent: January 28, 1997Assignee: LSI Logic CorporationInventors: Sungki O, Philippe Schoenborn
-
Patent number: 5578165Abstract: The present invention relates to a method for generating a low pressure plasma circulating in a planar direction within a process enclosure. The invention generates plasma having substantially uniform density characteristics across a planar axis. The invention achieves improved uniformity of the plasma density by delivering more radio frequency power toward the periphery of the circulating plasma than toward the center of the plasma. Increasing the periphery power to the circulating plasma compensates for increased plasma losses due to interaction with the side walls of the process containment enclosure.Type: GrantFiled: March 27, 1995Date of Patent: November 26, 1996Assignee: LSI Logic CorporationInventors: Roger Patrick, Frank Bose, Philippe Schoenborn, Harry Toda
-
Patent number: 5474648Abstract: Dynamic control and delivery of radio frequency power in plasma process systems is utilized to enhance the repeatability and uniformity of the process plasma. Power, voltage, current, phase, impedance, harmonic content and direct current bias of the radio frequency energy being delivered to the plasma chamber may be monitored at the plasma chamber and used to control or characterize the plasma load. Dynamic pro-active control of the characteristics of the radio frequency power to the plasma chamber electrode during the formation of the plasma enhances the uniformity of the plasma for more exact and controllable processing of the work pieces.Type: GrantFiled: July 29, 1994Date of Patent: December 12, 1995Assignee: LSI Logic CorporationInventors: Roger Patrick, Frank A. Bose, Philippe Schoenborn
-
Patent number: 5468296Abstract: An apparatus for producing a plasma suitable for semiconductor processing at pressures in the low millitorr range. The apparatus includes a vacuum chamber with a dielectric window, a generally planar coil disposed adjacent the window outside the chamber and coupled to an appropriate power source, and a plasma initiator disposed within the chamber. Once the plasma is initiated, the planar coil sustains the plasma by inductive power coupling. In one embodiment the plasma initiator is a secondary electrode disposed within the chamber and coupled to a second RF power source. In an alternative embodiment both the secondary electrode and a target pedestal are coupled to the secondary RE power source through a power splitter. In an alternative embodiment, the plasma initiator is used to ionize a portion of the process gas and provide a plasma that may then inductively couple with the planar coil.Type: GrantFiled: December 17, 1993Date of Patent: November 21, 1995Assignee: LSI Logic CorporationInventors: Roger Patrick, Philippe Schoenborn, Mark Franklin, Frank Bose
-
Patent number: 5413966Abstract: A trench mask is formed of two dissimilar layers of material deposited over a substrate. The lower of the two layers is an insulating layer such as silicon dioxide or silicon nitride, or combinations of both, and the upper of the two layers is doped or undoped polysilicon. Together, the two layers are patterned in a first etch step to form a trench mask for subsequent etching of trenches in the substrate. The upper layer is deposited to a thickness "t" related to the desired depth "d" of the trenches to be etched. In a second etch step, the trenches are formed in the substrate. In the case of substantially uniform etching of the polysilicon and the substrate, the thickness of the polysilicon is substantially equal to the desired trench depth. In the case of unequal etching of the polysilicon and the substrate, the thickness of the polysilicon is based on the etch rate disparity.Type: GrantFiled: September 9, 1993Date of Patent: May 9, 1995Assignee: LSI Logic CorporationInventor: Philippe Schoenborn
-
Patent number: 5401350Abstract: The present invention relates to an apparatus for generating a low pressure plasma circulating in a planar direction within a process enclosure. The invention generates plasma having substantially uniform density characteristics across a planar axis. The invention achieves improved uniformity of the plasma density by delivering more radio frequency power toward the periphery of the circulating plasma than toward the center of the plasma. Increasing the periphery power to the circulating plasma compensates for increased plasma losses due to interaction with the side walls of the process containment enclosure.Type: GrantFiled: March 8, 1993Date of Patent: March 28, 1995Assignee: LSI Logic CorporationInventors: Roger Patrick, Frank Bose, Philippe Schoenborn, Harry Toda
-
Patent number: 5362356Abstract: A passive, in-line method of monitoring film removal (or deposition) during plasma etching (or deposition) based on interference phenomena is disclosed. Plasma emission intensity is monitored at a selected wavelength, without additional illuminating apparatus, and variations in plasma emission intensity are correlated to remaining film thickness, etch rate and uniformity, and etch selectivity. The method is useful in conjunction with nitride island etch, polysilicon etch, oxide spacer etch, contact etch, etc. The method is also useful in determining a particular remaining film thickness (e.g., just prior to clearing) at which point the etch recipe can be changed from a high-rate, low selectivity etch to a low-rate, high-selectivity etch.Type: GrantFiled: January 14, 1992Date of Patent: November 8, 1994Assignee: LSI Logic CorporationInventor: Philippe Schoenborn
-
Patent number: 5298110Abstract: Various techniques for quantifying polishing performance are disclosed, and provide insight on the progression from a planarization regime to a smoothing regime to a blanket polish back regime, as well as providing a single, definable parameter (Quality Characteristic) for optimizing polishing performance. With these analytical tools in hand, it is possible to create novel structures which absorb polish rate non-uniformities across a wafer, and it is also possible to define and employ a "quick" polish step to clear high spots which will be followed by a subsequent etch step for rapid removal of material.Type: GrantFiled: November 20, 1992Date of Patent: March 29, 1994Assignee: LSI Logic CorporationInventors: Philippe Schoenborn, Nicholas F. Pasch
-
Patent number: 5290396Abstract: Various techniques for quantifying polishing performance are disclosed, and provide insight on the progression from a planarization regime to a smoothing regime to a blanket polish back regime, as well as providing a single, definable parameter (Quality Characteristic) for optimizing polishing performance. With these analytical tools in hand, it is possible to create novel structures which absorb polish rate non-uniformities across a wafer, and it is also possible to define and employ a "quick" polish step to clear high spots which will be followed by a subsequent etch step for rapid removal of material.Type: GrantFiled: June 6, 1991Date of Patent: March 1, 1994Assignee: LSI Logic CorporationInventors: Philippe Schoenborn, Nicholas F. Pasch
-
Patent number: 5242536Abstract: An anisotropic polysilicon etching process in Cl.sub.2 /HBr/He is disclosed. The use of HBr allows etching to occur under high poly:oxide selectivity conditions (e.g., above 40:1) that would otherwise produce lateral etching of the poly under the photoresist mask (isotropy). The selectivity of poly:resist is also increased (e.g., above 4:1). Poly sidewall passivation is enhanced without relying on resist redeposition. Gate oxide loss is also minimized, and anisotropy is realized with increased overetch (e.g., 60%). Exemplary process settings are: 1) 250 mTorr, 190 Watts, 0.5 cm gap, 100 sccm Cl.sub.2, 50 sccm HBr and 40 sccm He; and 2) 270 mTorr, 200 Watts, 0.5 cm gap, 80 sccm Cl.sub.2, 55 sccm HBr and 45 sccm He.Type: GrantFiled: December 20, 1990Date of Patent: September 7, 1993Assignee: LSI Logic CorporationInventor: Philippe Schoenborn
-
Patent number: 5082792Abstract: A structure is formed on an electronic integrated circuit by altering the electrical characteristics of a diffused region of a substrate through a contact hole (window) in an insulating layer, in proportion to the size of said contact hole, such that the resistance of the diffused region is changed in a known and predictable fashion and may be measured electrically, giving indirect but accurate evidence of contact size in a completely nondestructive fashion. The measurements may be made on completed devices. Method and structure are disclosed.Type: GrantFiled: August 15, 1990Date of Patent: January 21, 1992Assignee: LSI Logic CorporationInventors: Nicholas F. Pasch, Philippe Schoenborn