Patents by Inventor Phong T. Tran
Phong T. Tran has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7831863Abstract: A diagnostic process applicable to VLSI designs to address the accuracy of diagnostic resolution. Environmentally based fail data drives adaptive test methods which hone the test pattern set and fail data collection for successful diagnostic resolution. Environmentally based fail data is used in diagnostic simulation to achieve a more accurate environmentally based fault callout. When needed, additional information is included in the process to further refine and define the simulation or callout result. Similarly, as needed adaptive test pattern generation methods are employed to result in enhanced diagnostic resolution.Type: GrantFiled: January 11, 2007Date of Patent: November 9, 2010Assignee: International Business Machines CorporationInventors: Mary P. Kusko, Gary W. Maier, Franco Motika, Phong T. Tran
-
Publication number: 20100115337Abstract: A method, system and computer program product for testing the Design-For-Testability/Design-For-Diagnostics (DFT/DFD) and supporting BIST functions of a custom microcode array. Upon completion of the LSSD Flush and Scan tests, the ABIST program is applied to target the logic associated direct current (DC) and alternating current (AC) faults of ABIST array Design-For-Testability/Design-For-Diagnostics DFT/DFD functions that support the microcode array. A LSSD test of the DFT functional combinational logic is performed by applying generated LSSD deterministic test patterns targeting the ABIST design-for-test faults to determine if the DFT supporting the microcode array is functioning correctly. Additional tests may be terminated upon resulting failure of the applied ABIST DFT circuitry surrounding the arrays.Type: ApplicationFiled: October 31, 2008Publication date: May 6, 2010Inventors: Donato Orazio Forlenza, Orazio Pasquale Forlenza, Bryan J. Robbins, Phong T. Tran
-
Publication number: 20100095177Abstract: A method, apparatus and computer program product are provided for implementing diagnostics of transitional scan chain defects using structural Logic Built In Self Test (LBIST) test patterns. A LBIST test pattern is applied to the device under test and multiple system clock sequences with variable loop control are applied in a passing operating region and scan data is unloaded. The LBIST test pattern is applied to the device under test and multiple system clock sequences with variable loop control are applied in a failing operating region for the device under test and scan data is unloaded. Then the unload data from the passing operating region and the failing operating region are compared. The identified latches having different results are identified as potential AC defective latches. The identified potential AC defective latches are sent to a Physical Failure Analysis system.Type: ApplicationFiled: October 13, 2008Publication date: April 15, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Donato Orazio Forlenza, Orazio Pasquale Forlenza, Phong T. Tran
-
Publication number: 20100095169Abstract: A method, apparatus and computer program product are provided for implementing isolation of VLSI AC scan chain defects using structural Array Built In Self Test (ABIST) test patterns. An ABIST test pattern is applied to the device under test and multiple ABIST array algorithms are applied in a passing operating region and each scan chain is unloaded. The ABIST test pattern is applied to the device under test and multiple ABIST array algorithms are applied in a failing operating region for the device under test. Then the unload data from the passing operating region and the failing operating region are compared. The identified latches having different results are identified as potential AC defective latches. The identified potential AC defective latches are sent to a Physical Failure Analysis system.Type: ApplicationFiled: October 13, 2008Publication date: April 15, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Donato Orazio Forlenza, Orazio Pasquale Forlenza, Phong T. Tran
-
Publication number: 20090307548Abstract: A method for performing a logical built-in self-test of an integrated circuit is disclosed. The method includes performing a flush and scan test to determine whether the scan chains function correctly. If one of the scan chains does not function correctly, the logical built-in self-test is terminated. If each of the scan chains functions correctly, a structural test of the design-for-test logic supporting LBIST is performed to determine whether the LBIST design-for-test logic functions correctly. If the LBIST design-for-test logic does not function correctly, the logical built-in self-test is terminated. If the LBIST design-for-test logic functions correctly, a level sensitive scan design test of the functional combinational logic is performed using the logic supporting LBIST design-for-test to determine if the integrated circuit functions correctly.Type: ApplicationFiled: June 5, 2008Publication date: December 10, 2009Inventors: Donato O. Forlenza, Orazio P. Forlenza, Bryan J. Robbins, Phong T. Tran
-
Publication number: 20090217112Abstract: A method for implementing at speed bit fail mapping of an embedded memory system having ABIST (Array Built In Self Testing), comprises using a high speed multiplied clock which is a multiple of an external clock of an external tester to sequence ABIST bit fail testing of the embedded memory system. Collect store fail data during ABIST testing of the embedded memory system. Perform a predetermined number of ABIST runs before issuing a bypass order substituting the external clock for the high speed multiplied clock. Use the external clock of the tester to read bit fail data out to the external tester.Type: ApplicationFiled: February 22, 2008Publication date: August 27, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Joseph Eckelman, Donato O. Forlenza, Orazio P. Forlenza, William J. Hurley, Thomas J. Knips, Gary William Maier, Phong T. Tran
-
Publication number: 20090217116Abstract: A structural design-for-test for diagnosing broken scan chain defects of long non-scannable register chains (GPTR) The GPTR and the system for testing and diagnosing the broken LSSD scan-only chains rapidly localize defects to the failing Shift Register Latch (SRL) pair. The GPTR modifies the latches used in the GPTR scan chain to standard LSSD L1/L2 master-slave SRL type latch pairs; connects all the system ports of the L1 latches to the Shift Register Input (SRI) and clocked by the system C1-clk while the L1 scan port is clocked by the A-clk and L2 scan port is clocked only by the B-clk. The L1 latches are connected to at least one multiplexer having a first output connected to an input of each odd SRL, and a second output connected to an input port of each even SRL.Type: ApplicationFiled: February 25, 2008Publication date: August 27, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Franco Motika, Michael R. Ouellette, Phong T. Tran
-
Publication number: 20090210763Abstract: This invention involves the use of the JTAG functional test patterns and exercisors to solve the problem of diagnosing broken scan chains in either a serial or a lateral broadside insertion manner across all latch system ports and to analyze the response data efficiently for the purpose of readily identifying switching and non-switching latches with the next to last non-switching latch being the point of the break within a defective scan chain(s). This comprehensive latch perturbation, in conjunction with iterative diagnostic algorithms is used to identify and to pinpoint the defective location in such a broken scan chain(s). This JTAG Functional test function and the JTAG test patterns ultimately derived therefrom, can take on different forms and origins, some external to a product and some internal to a product.Type: ApplicationFiled: February 16, 2008Publication date: August 20, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Joseph Eckelman, Donato O. Forlenza, Orazio P. Forlenza, Robert B. Gass, Phong T. Tran
-
Publication number: 20090210761Abstract: A method, apparatus and computer program product are provided for implementing AC scan diagnostic of delay and AC scan chain defects in an integrated circuit chip under test using Functional Architecture Verification Patterns (AVPs) for enabling rapidly localizing identified defects to a failing Shift Register Latch (SRL). An Architecture Verification Pattern (AVP) test pattern set is generated using a chip design input and simulation. AVP test vectors are applied for starting chip clocks and initiating testing, such as Logic Built-In-Self-Test (LBIST).Type: ApplicationFiled: February 15, 2008Publication date: August 20, 2009Inventors: Donato O. Forlenza, Orazio P. Forlenza, Phong T. Tran
-
Patent number: 7475308Abstract: A method, apparatus and computer program product are provided for implementing deterministic based broken scan chain diagnostics. A deterministic test pattern is generated and is loaded into each scan chain in the device under test using lateral insertion via system data ports applying system clocks. Then each scan chain is unloaded and a last switching latch is identified. The testing steps are repeated a selected number of times. Then checking for consistent results is performed. When consistent results are identified, then the identified last switching latch is sent to a Physical Failure Analysis system.Type: GrantFiled: April 11, 2008Date of Patent: January 6, 2009Assignee: International Business Machines CorporationInventors: Adrian C. Anderson, Todd Michael Burdine, Donato Orazio Forlenza, Orazio Pasquale Forlenza, William James Hurley, Phong T. Tran
-
Publication number: 20080189583Abstract: A method, apparatus and computer program product are provided for implementing deterministic based broken scan chain diagnostics. A deterministic test pattern is generated and is loaded into each scan chain in the device under test using lateral insertion via system data ports applying system clocks. Then each scan chain is unloaded and a last switching latch is identified. The testing steps are repeated a selected number of times. Then checking for consistent results is performed. When consistent results are identified, then the identified last switching latch is sent to a Physical Failure Analysis system.Type: ApplicationFiled: April 11, 2008Publication date: August 7, 2008Applicant: International Business Machines CorporationInventors: Adrian C. Anderson, Todd Michael Burdine, Donato Orazio Forlenza, Orazio Pasquale Forlenza, William James Hurley, Phong T. Tran
-
Publication number: 20080172576Abstract: A diagnostic process applicable to VLSI designs to address the accuracy of diagnostic resolution. Environmentally based fail data drives adaptive test methods which hone the test pattern set and fail data collection for successful diagnostic resolution. Environmentally based fail data is used in diagnostic simulation to achieve a more accurate environmentally based fault callout. When needed, additional information is included in the process to further refine and define the simulation or callout result. Similarly, as needed adaptive test pattern generation methods are employed to result in enhanced diagnostic resolution.Type: ApplicationFiled: January 11, 2007Publication date: July 17, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Mary P. Kusko, Gary W. Maier, Franco Motika, Phong T. Tran
-
Patent number: 7395469Abstract: A method, apparatus and computer program product are provided for implementing deterministic based broken scan chain diagnostics. A deterministic test pattern is generated and is loaded into each scan chain in the device under test using lateral insertion via system data ports applying system clocks. Then each scan chain is unloaded and a last switching latch is identified. The testing steps are repeated a selected number of times. Then checking for consistent results is performed. When consistent results are identified, then the identified last switching latch is sent to a Physical Failure Analysis system.Type: GrantFiled: April 8, 2004Date of Patent: July 1, 2008Assignee: International Business Machines CorporationInventors: Adrian C. Anderson, Todd Michael Burdine, Donato Orazio Forlenza, Orazio Pasquale Forlenza, William James Hurley, Phong T. Tran
-
Patent number: 7395470Abstract: A method, apparatus and computer program product are provided implementing a scan chain diagnostics technique. The diagnostics technique includes employing fuses coupled to latches of the scan chain to load a known logic value into the latches at known locations of the scan chain, and then unloading values from the scan chain, and if the scan chain is defective (for example, based on the unloaded logic values), then localizing a defect in the scan chain from the unloaded logic values by comparison thereof with the known locations of the latches of the scan chain loaded with the known logic value via the fuses. The scan chain may be predesigned with fuses spaced periodically across the chain every n latches to facilitate subsequent localization of a detected defect in the scan chain.Type: GrantFiled: June 9, 2005Date of Patent: July 1, 2008Assignee: International Business Machines CorporationInventors: Todd M. Burdine, Donato O. Forlenza, Orazio P. Forlenza, William J. Hurley, Phong T. Tran
-
Patent number: 7392449Abstract: A method, apparatus and computer program product are provided implementing a scan chain diagnostics technique. The diagnostics technique includes employing fuses coupled to latches of the scan chain to load a known logic value into the latches at known locations of the scan chain, and then unloading values from the scan chain, and if the scan chain is defective (for example, based on the unloaded logic values), then localizing a defect in the scan chain from the unloaded logic values by comparison thereof with the known locations of the latches of the scan chain loaded with the known logic value via the fuses. The scan chain may be predesigned with fuses spaced periodically across the chain every n latches to facilitate subsequent localization of a detected defect in the scan chain.Type: GrantFiled: December 14, 2007Date of Patent: June 24, 2008Assignee: International Business Machines CorporationInventors: Todd M. Burdine, Donato O. Forlenza, Orazio P. Forlenza, William J. Hurley, Phong T. Tran
-
Publication number: 20080115029Abstract: A diagnostic and characterization tool applicable to structural VLSI designs to address problems associated with fault tester interactive pattern generation and ways of effectively reducing diagnostic test time while achieving greater fail resolution. Empirical fail data drives the creation of adaptive test patterns which localize the fail to a precise location. This process iterates until the necessary localization is achieved. Both fail signatures and associated callouts as well as fail signatures and adaptive patterns are stored in a library to speed diagnostic resolution. The parallel tester application and adaptive test generation provide an efficient use of resources while reducing overall test and diagnostic time.Type: ApplicationFiled: October 25, 2006Publication date: May 15, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Mary P. Kusko, Thomas J. Fleischman, Franco Motika, Phong T. Tran
-
Patent number: 6961886Abstract: A method for testing and diagnosing shift register latch chains coupled to logic circuits in an integrated circuit, the method including: (a) determining which of the shift register latch chains are failing by propagating a test pattern of zeros and ones through the shift register latch chains while gating which of the shift register latch chains contents are propagated into the means for generating a test signature; and (b) for each failing shift register latch chain: (b1) propagating a test pattern through the shift register latch chains while gating a selected sequential group of latches in a failing shift register latch to propagate into the means for generating a test signature; (b2) reducing the number of latches in the sequential group of latches; and (b3) repeating steps (b1) and (b2) until all failing latches of the failing shift register latch chain have been determined.Type: GrantFiled: April 16, 2003Date of Patent: November 1, 2005Assignee: International Business Machines CorporationInventors: Franco Motika, Phillip J. Nigh, Phong T. Tran
-
Publication number: 20040210808Abstract: A method for testing and diagnosing shift register latch chains coupled to logic circuits in an integrated circuit, the method including: (a) determining which of the shift register latch chains are failing by propagating a test pattern of zeros and ones through the shift register latch chains while gating which of the shift register latch chains contents are propagated into the means for generating a test signature; and (b) for each failing shift register latch chain: (b1) propagating a test pattern through the shift register latch chains while gating a selected sequential group of latches in a failing shift register latch to propagate into the means for generating a test signature; (b2) reducing the number of latches in the sequential group of latches; and (b3) repeating steps (b1) and (b2) until all failing latches of the failing shift register latch chain have been determined.Type: ApplicationFiled: April 16, 2003Publication date: October 21, 2004Applicant: International Business Machines CorporationInventors: Franco Motika, Phillip J. Nigh, Phong T. Tran
-
Patent number: 6315687Abstract: An adjustable shuttlecock including means for attaching and detaching an interchangeable tail and a head including an interchangeable weight portion and an interchangeable springing mechanism. The springing mechanism and tail may be designed in such a way as to allow for proprietary designs and logos to be added to them. Additionally, the shuttlecock is designed from durable materials, which will help provide the shuttlecock with a very long life-span. Furthermore, the shuttlecock's spring may be constructed in such a manner as to cause a noise to be made upon compression.Type: GrantFiled: January 6, 1999Date of Patent: November 13, 2001Inventors: Troy A. Todd, Phong T. Tran
-
Patent number: 5791197Abstract: A shifter for an automatic transmission includes a base, a detent member attached to the base, and a shift lever pivotally attached to the base by a ball and socket pivot for multi-axial movement along a configured shift pattern. The shift pattern includes a first shift path segment for shifting the transmission in an automatic mode, a second shift path segment for shifting the transmission in a manual mode, and a transverse path segment for moving between the first and second path segments. In one form the shift pattern is H-shaped, and the shifter includes a pair of switches connected to a vehicle shift control circuit for upshifting and downshifting as the shift lever is selectively moved along the second shift path segment. In the shifter with the H-shaped pattern, an upper and lower leg are pivoted to the base.Type: GrantFiled: July 24, 1996Date of Patent: August 11, 1998Assignee: Grand Haven Stamped ProductsInventors: Donald R. Rempinski, Phong T. Tran, Ronald Bazany, Anil Mandala