Patents by Inventor Pier Paolo Stoppino

Pier Paolo Stoppino has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Publication number: 20150039463
    Abstract: The invention disclose a system for managing service requests, comprising: at least a database (1) for storing data of service requestors (2) and service executors (3); a web interface (4) for the service requestors (2), for manually entering service requests (5) in the database (1), each service request (5) including at least a unique identifier, a date and a place of service request and payment information for the service execution; a web interface (6) for the service executors (3), for searching service requests (5) in the database (1) and for selecting one or more service requests (5) to be executed, wherein the interface (4) of the service requestors (2) includes means for identifying the executors (3) who have selected the service requests (5), means for accepting the service execution from a service executor (3) and means for closing the service requests (5) after execution, said means for closing the service request comprising a payment to the service executor (3) for the executed service.
    Type: Application
    Filed: August 2, 2013
    Publication date: February 5, 2015
    Inventor: Pier Paolo Stoppino
  • Patent number: 8928123
    Abstract: A substrate has a first surface and a second surface opposed to each other. A blind hole is formed in the substrate extending from the first surface at a location for each through via. Each blind hole is filled with a conductive filler; a deepest part of each filler forming a bump portion made of a solder material. Part of the substrate extending from the second surface is removed to have at least the bump portions protrude from the substrate. The non-protruding part of each filler defines the corresponding via and the bump portion defines the corresponding solder bump.
    Type: Grant
    Filed: May 30, 2014
    Date of Patent: January 6, 2015
    Assignees: STMicroelectronics S.r.l., Politecnico di Milano
    Inventors: Gian Pietro Vanalli, Giovanni Campardo, Aldo Losavio, Paolo Pulici, Pier Paolo Stoppino
  • Publication number: 20140264852
    Abstract: A method for manufacturing solder bumps for through vias in a substrate having a first surface and a second surface opposed to each other. The method includes the steps of forming a blind hole extending in the substrate from the first surface for each via and filling each blind hole with a conductive filler; a deepest part of each filler includes a bump portion made of a solder material. The method further includes the step of removing a part of the substrate extending from the second surface to have at least the bump portions protrude from the substrate. The non-protruding part of each filler defines the corresponding via and the bump portion defines the corresponding bump.
    Type: Application
    Filed: May 30, 2014
    Publication date: September 18, 2014
    Applicants: STMicroelectronics S.r.l., POLITECNICO DI MILANO
    Inventors: Gian Pietro Vanalli, Giovanni Campardo, Aldo Losavio, Paolo Pulici, Pier Paolo Stoppino
  • Patent number: 8759215
    Abstract: A method for manufacturing solder bumps for through vias in a substrate having a first surface and a second surface opposed to each other. The method includes the steps of forming a blind hole extending in the substrate from the first surface for each via and filling each blind hole with a conductive filler; a deepest part of each filler includes a bump portion made of a solder material. The method further includes the step of removing a part of the substrate extending from the second surface to have at least the bump portions protrude from the substrate. The non-protruding part of each filler defines the corresponding via and the bump portion defines the corresponding bump.
    Type: Grant
    Filed: August 6, 2009
    Date of Patent: June 24, 2014
    Assignees: STMicroelectronics S.r.l., Politecnico di Milano
    Inventors: Gian Pietro Vanalli, Giovanni Campardo, Aldo Losavio, Paolo Pulici, Pier Paolo Stoppino
  • Patent number: 7804322
    Abstract: An output buffer includes at least a first and a second stage, wherein each stage is formed by respective first transistors and second transistors coupled in series with each other between a first and a second voltage reference. The coupled first and second transistors have a common conduction terminal connected to an output terminal of the output buffer. An input terminal of the buffer is connected to control terminals of the transistors of the first stage through a first open loop driving circuit. A second feedback driving circuit is connected between the input terminal and the control terminals of the transistors of the second stage. The second feedback driving circuit includes a current detector operating to detect a maximum in the value of the current drawn by and supplied to the output buffer. A comparison block, having a threshold value, detects current in excess of the threshold value and processes information coming from the current detector to regulate an output impedance value of the output buffer.
    Type: Grant
    Filed: October 30, 2008
    Date of Patent: September 28, 2010
    Inventors: Michele Bartolini, Pier Paolo Stoppino, Paolo Pulici, Gian Pietro Vanalli
  • Patent number: 7750690
    Abstract: An output stage may include an input terminal receiving an input signal, an output terminal coupled to an external load, and a pre-buffer coupled to the input terminal and including an enable terminal receiving a general enable signal and a first output terminal for supplying a first control signal. The output stage may also include an output buffer including a first final transistor inserted between the supply terminal and the output terminal, and a control terminal coupled to the first output terminal of the pre-buffer for receiving the first control signal, and a first tracking circuit between the supply terminal and the first output terminal of the pre-buffer. The first tracking circuit may include a first capacitor between the supply terminal and a first intermediate node coupled to the first output terminal of the pre-buffer by a switch activated by a first activation signal during a transient of the first final transistor thereby reconstructing a noise of the first reference voltage.
    Type: Grant
    Filed: January 10, 2008
    Date of Patent: July 6, 2010
    Assignees: STMicroelectronics S.R.L., Politecnico di Milano
    Inventors: Paolo Pulici, Michele Bartolini, Pier Paolo Stoppino
  • Patent number: 7616515
    Abstract: An integrated electronic device includes at least one supply pin and at least one booster coupled to said at least one supply pin. Moreover, there is at least one integrated circuit powered by the at least one booster and associated therewith in a “system in a package configuration.
    Type: Grant
    Filed: April 11, 2006
    Date of Patent: November 10, 2009
    Inventors: Giovanni Campardo, Gian Pietro Vanalli, Pier Paolo Stoppino, Roberto Dossi, Aldo Losavio
  • Publication number: 20090167370
    Abstract: An output buffer includes at least a first and a second stage, wherein each stage is formed by respective first transistors and second transistors coupled in series with each other between a first and a second voltage reference. The coupled first and second transistors have a common conduction terminal connected to an output terminal of the output buffer. An input terminal of the buffer is connected to control terminals of the transistors of the first stage through a first open loop driving circuit. A second feedback driving circuit is connected between the input terminal and the control terminals of the transistors of the second stage. The second feedback driving circuit includes a current detector operating to detect a maximum in the value of the current drawn by and supplied to the output buffer. A comparison block, having a threshold value, detects current in excess of the threshold value and processes information coming from the current detector to regulate an output impedance value of the output buffer.
    Type: Application
    Filed: October 30, 2008
    Publication date: July 2, 2009
    Inventors: Michele Bartolini, Pier Paolo Stoppino, Paolo Pulici, Gian Pietro Vanalli
  • Patent number: 7463051
    Abstract: An output buffer includes at least a first and a second stage, wherein each stage is formed by respective first transistors and second transistors coupled in series with each other between a first and a second voltage reference. The coupled first and second transistors have a common conduction terminal connected to an output terminal of the output buffer. An input terminal of the buffer is connected to control terminals of the transistors of the first stage through a first open loop driving circuit. A second feedback driving circuit is connected between the input terminal and the control terminals of the transistors of the second stage. The second feedback driving circuit includes a current detector operating to detect a maximum in the value of the current drawn by and supplied to the output buffer. A comparison block, having a threshold value, detects current in excess of the threshold value and processes information coming from the current detector to regulate an output impedance value of the output buffer.
    Type: Grant
    Filed: December 13, 2006
    Date of Patent: December 9, 2008
    Inventors: Michele Bartolini, Pier Paolo Stoppino, Paolo Pulici, Gian Pietro Vanalli
  • Publication number: 20080174363
    Abstract: An output stage may include an input terminal receiving an input signal, an output terminal coupled to an external load, and a pre-buffer coupled to the input terminal and including an enable terminal receiving a general enable signal and a first output terminal for supplying a first control signal. The output stage may also include an output buffer including a first final transistor inserted between the supply terminal and the output terminal, and a control terminal coupled to the first output terminal of the pre-buffer for receiving the first control signal, and a first tracking circuit between the supply terminal and the first output terminal of the pre-buffer. The first tracking circuit may include a first capacitor between the supply terminal and a first intermediate node coupled to the first output terminal of the pre-buffer by a switch activated by a first activation signal during a transient of the first final transistor thereby reconstructing a noise of the first reference voltage.
    Type: Application
    Filed: January 10, 2008
    Publication date: July 24, 2008
    Applicants: STMicroelectronics S.r.l., Politecnico di Milano
    Inventors: Paolo PULICI, Michele Bartolini, Pier Paolo Stoppino