Patents by Inventor Pierpaolo Lombardo
Pierpaolo Lombardo has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11805223Abstract: Current signals indicative of sensed physical quantities are collected from sensing transistors in an array of sensing transistors. The sensing transistors have respective control nodes and current channel paths therethrough between respective first nodes and a second node common to the sensing transistors. A bias voltage level is applied to the respective first nodes of the sensing transistors in the array and one sensing transistor in the array of sensing transistors is selected. The selected sensing transistor is decoupled from the bias voltage level, while the remaining sensing transistors in the array of sensing transistors maintain coupling to the bias voltage level. The respective first node of the selected sensing transistor in the array of sensing transistors is coupled to an output node, and an output current signal is collected from the output node.Type: GrantFiled: May 16, 2022Date of Patent: October 31, 2023Assignee: STMicroelectronics S.r.l.Inventors: Pierpaolo Lombardo, Michele Vaiana
-
Patent number: 11709185Abstract: An amplification interface includes first and second differential input terminals, first and second differential output terminals providing first and second output voltages defining a differential output signal, and first and second analog integrators coupled between the first and second differential input terminals and the first and second differential output terminals, the first and second analog integrators being resettable by a reset signal. A control circuit generates the reset signal such that the first and second analog integrators are periodically reset during a reset interval and activated during a measurement interval, receives a control signal indicative of offsets in the measurement sensor current and the reference sensor current, and generates a drive signal as a function of the control signal. First and second current generators coupled first and second compensation circuits to the first and second differential input terminals as a function of a drive signal.Type: GrantFiled: February 14, 2022Date of Patent: July 25, 2023Assignee: STMicroelectronics S.r.l.Inventors: Michele Vaiana, Calogero Marco Ippolito, Angelo Recchia, Antonio Cicero, Pierpaolo Lombardo
-
Patent number: 11561663Abstract: A touchscreen resistive sensor includes a network of resistive sensor branches coupled to a number of sensor nodes arranged at touch locations of the touchscreen. A test sequence is performed by sequentially applying to each sensor node a reference voltage level, jointly coupling to a common line the other nodes, sensing a voltage value at the common line, and declaring a short circuit condition as a result of the voltage value sensed at the common line reaching a short circuit threshold. A current value level flowing at the sensor node to which the reference voltage level is applied is sensed and a malfunction of the resistive sensor branch coupled with the sensor node to which a reference voltage level is applied is generated as a result of the current value sensed at the sensor node reaching an upper threshold or lower threshold.Type: GrantFiled: September 30, 2020Date of Patent: January 24, 2023Assignee: STMicroelectronics S.r.l.Inventors: Calogero Marco Ippolito, Angelo Recchia, Antonio Cicero, Pierpaolo Lombardo, Michele Vaiana
-
Publication number: 20220377260Abstract: Current signals indicative of sensed physical quantities are collected from sensing transistors in an array of sensing transistors. The sensing transistors have respective control nodes and current channel paths therethrough between respective first nodes and a second node common to the sensing transistors. A bias voltage level is applied to the respective first nodes of the sensing transistors in the array and one sensing transistor in the array of sensing transistors is selected. The selected sensing transistor is decoupled from the bias voltage level, while the remaining sensing transistors in the array of sensing transistors maintain coupling to the bias voltage level. The respective first node of the selected sensing transistor in the array of sensing transistors is coupled to an output node, and an output current signal is collected from the output node.Type: ApplicationFiled: May 16, 2022Publication date: November 24, 2022Applicant: STMicroelectronics S.r.l.Inventors: Pierpaolo LOMBARDO, Michele VAIANA
-
Publication number: 20220163572Abstract: An amplification interface includes first and second differential input terminals, first and second differential output terminals providing first and second output voltages defining a differential output signal, and first and second analog integrators coupled between the first and second differential input terminals and the first and second differential output terminals, the first and second analog integrators being resettable by a reset signal. A control circuit generates the reset signal such that the first and second analog integrators are periodically reset during a reset interval and activated during a measurement interval, receives a control signal indicative of offsets in the measurement sensor current and the reference sensor current, and generates a drive signal as a function of the control signal. First and second current generators coupled first and second compensation circuits to the first and second differential input terminals as a function of a drive signal.Type: ApplicationFiled: February 14, 2022Publication date: May 26, 2022Applicant: STMicroelectronics S.r.l.Inventors: Michele VAIANA, Calogero Marco IPPOLITO, Angelo RECCHIA, Antonio CICERO, Pierpaolo LOMBARDO
-
Patent number: 11275100Abstract: An amplification interface includes an input terminal receiving a sensor current and an output terminal supplying an output voltage. An analog integrator is connected to the input terminal and supplies the output voltage. A current generator is connected to the input of the analog integrator and generates a compensation current based on a drive signal. A control circuit generates the drive signal for the current generator based on a control signal representing an offset in the sensor current supplied by the sensor. The current generator generates, based on the driving signal, a positive or negative current. The control circuit determines a first duration and a second duration as a function of the control signal representing the offset in the sensor current, during the measurement interval, and sets the driving signal to a first logic value for the first duration and to a second logic value for the second duration.Type: GrantFiled: February 4, 2020Date of Patent: March 15, 2022Assignee: STMicroelectronics S.r.l.Inventors: Michele Vaiana, Calogero Marco Ippolito, Angelo Recchia, Antonio Cicero, Pierpaolo Lombardo
-
Publication number: 20210011569Abstract: A touchscreen resistive sensor includes a network of resistive sensor branches coupled to a number of sensor nodes arranged at touch locations of the touchscreen. A test sequence is performed by sequentially applying to each sensor node a reference voltage level, jointly coupling to a common line the other nodes, sensing a voltage value at the common line, and declaring a short circuit condition as a result of the voltage value sensed at the common line reaching a short circuit threshold. A current value level flowing at the sensor node to which the reference voltage level is applied is sensed and a malfunction of the resistive sensor branch coupled with the sensor node to which a reference voltage level is applied is generated as a result of the current value sensed at the sensor node reaching an upper threshold or lower threshold.Type: ApplicationFiled: September 30, 2020Publication date: January 14, 2021Inventors: Calogero Marco Ippolito, Angelo Recchia, Antonio Cicero, Pierpaolo Lombardo, Michele Vaiana
-
Patent number: 10809862Abstract: A touchscreen resistive sensor includes a network of resistive sensor branches coupled to a number of sensor nodes arranged at touch locations of the touchscreen. A test sequence is performed by sequentially applying to each sensor node a reference voltage level, jointly coupling to a common line the other nodes, sensing a voltage value at the common line, and declaring a short circuit condition as a result of the voltage value sensed at the common line reaching a short circuit threshold. A current value level flowing at the sensor node to which the reference voltage level is applied is sensed and a malfunction of the resistive sensor branch coupled with the sensor node to which a reference voltage level is applied is generated as a result of the current value sensed at the sensor node reaching an upper threshold or lower threshold.Type: GrantFiled: July 26, 2019Date of Patent: October 20, 2020Assignee: STMicroelectronics S.r.l.Inventors: Calogero Marco Ippolito, Angelo Recchia, Antonio Cicero, Pierpaolo Lombardo, Michele Vaiana
-
Publication number: 20200256898Abstract: An amplification interface includes an input terminal receiving a sensor current and an output terminal supplying an output voltage. An analog integrator is connected to the input terminal and supplies the output voltage. A current generator is connected to the input of the analog integrator and generates a compensation current based on a drive signal. A control circuit generates the drive signal for the current generator based on a control signal representing an offset in the sensor current supplied by the sensor. The current generator generates, based on the driving signal, a positive or negative current. The control circuit determines a first duration and a second duration as a function of the control signal representing the offset in the sensor current, during the measurement interval, and sets the driving signal to a first logic value for the first duration and to a second logic value for the second duration.Type: ApplicationFiled: February 4, 2020Publication date: August 13, 2020Applicant: STMicroelectronics S.r.l.Inventors: Michele VAIANA, Calogero Marco IPPOLITO, Angelo RECCHIA, Antonio CICERO, Pierpaolo LOMBARDO
-
Publication number: 20200050305Abstract: A touchscreen resistive sensor includes a network of resistive sensor branches coupled to a number of sensor nodes arranged at touch locations of the touchscreen. A test sequence is performed by sequentially applying to each sensor node a reference voltage level, jointly coupling to a common line the other nodes, sensing a voltage value at the common line, and declaring a short circuit condition as a result of the voltage value sensed at the common line reaching a short circuit threshold. A current value level flowing at the sensor node to which the reference voltage level is applied is sensed and a malfunction of the resistive sensor branch coupled with the sensor node to which a reference voltage level is applied is generated as a result of the current value sensed at the sensor node reaching an upper threshold or lower threshold.Type: ApplicationFiled: July 26, 2019Publication date: February 13, 2020Inventors: Calogero Marco Ippolito, Angelo Recchia, Antonio Cicero, Pierpaolo Lombardo, Michele Vaiana
-
Patent number: 10193581Abstract: A galvanic isolation circuit is formed by a differential transformer having primary and secondary windings for transmission of signals over a carrier between the primary and the secondary windings of the transformer. A galvanic isolation oxide layer is provide between the primary and secondary windings. Each winding includes include a center tap providing a low-impedance paths for dc and low frequency components of common-mode currents through the differential transformer. A pass-band stage is coupled to the secondary winding of the transformer and configured to permit propagation of signals over said carrier through the pass-band amplifier stage while providing for a rejection of common-mode noise.Type: GrantFiled: March 24, 2017Date of Patent: January 29, 2019Assignee: STMicroelectronics S.r.l.Inventors: Egidio Ragonese, Nunzio Spina, Alessandro Parisi, Pierpaolo Lombardo, Nunzio Greco, Giuseppe Palmisano
-
Publication number: 20180198372Abstract: A galvanic isolation is provided between a first circuit and a second circuit. A first galvanically isolated link is configured to transfer power from a first circuit to a second circuit across the galvanic isolation. A second galvanically isolated link is configured to feed back an error signal from the second circuit to the first circuit across the galvanic isolation for use in regulating the power transfer and further configured to support bidirectional data communication between the first and second circuits across the galvanic isolation.Type: ApplicationFiled: March 7, 2018Publication date: July 12, 2018Applicant: STMicroelectronics S.r.l.Inventors: Egidio Ragonese, Nunzio Spina, Pierpaolo Lombardo, Nunzio Greco, Alessandro Parisi, Giuseppe Palmisano
-
Patent number: 9948193Abstract: A galvanic isolation is provided between a first circuit and a second circuit. A first galvanically isolated link is configured to transfer power from a first circuit to a second circuit across the galvanic isolation. A second galvanically isolated link is configured to feed back an error signal from the second circuit to the first circuit across the galvanic isolation for use in regulating the power transfer and further configured to support bidirectional data communication between the first and second circuits across the galvanic isolation.Type: GrantFiled: June 10, 2016Date of Patent: April 17, 2018Assignee: STMicroelectronics S.r.l.Inventors: Egidio Ragonese, Nunzio Spina, Pierpaolo Lombardo, Nunzio Greco, Alessandro Parisi, Giuseppe Palmisano
-
Publication number: 20180062678Abstract: A galvanic isolation circuit is formed by a differential transformer having primary and secondary windings for transmission of signals over a carrier between the primary and the secondary windings of the transformer. A galvanic isolation oxide layer is provide between the primary and secondary windings. Each winding includes include a center tap providing a low-impedance paths for dc and low frequency components of common-mode currents through the differential transformer. A pass-band stage is coupled to the secondary winding of the transformer and configured to permit propagation of signals over said carrier through the pass-band amplifier stage while providing for a rejection of common-mode noise.Type: ApplicationFiled: March 24, 2017Publication date: March 1, 2018Applicant: STMicroelectronics S.r.l.Inventors: Egidio Ragonese, Nunzio Spina, Alessandro Parisi, Pierpaolo Lombardo, Nunzio Greco, Giuseppe Palmisano
-
Publication number: 20170358993Abstract: A galvanic isolation is provided between a first circuit and a second circuit. A first galvanically isolated link is configured to transfer power from a first circuit to a second circuit across the galvanic isolation. A second galvanically isolated link is configured to feed back an error signal from the second circuit to the first circuit across the galvanic isolation for use in regulating the power transfer and further configured to support bidirectional data communication between the first and second circuits across the galvanic isolation.Type: ApplicationFiled: June 10, 2016Publication date: December 14, 2017Applicant: STMicroelectronics S.r.l.Inventors: Egidio Ragonese, Nunzio Spina, Pierpaolo Lombardo, Nunzio Greco, Alessandro Parisi, Giuseppe Palmisano
-
Patent number: 9306614Abstract: An apparatus includes first and second oscillator circuits. A transformer has a primary winding coupling the first oscillator circuit to the second oscillator circuit and a secondary winding. A first outgoing communications circuit is coupled to the second oscillator circuit and drives an amplitude modulated data signal thereto. A first incoming communications circuit is coupled to the primary winding of the transformer. A second outgoing communications circuit is coupled to the secondary winding drives an amplitude modulated data signal thereto. A second incoming communications circuit is coupled to the secondary winding. The secondary winding is magnetically coupled with the primary winding so the secondary winding receives an output power and an incoming data transmission based upon the amplitude modulated data signal, and so the primary winding receives an incoming high speed data transmission based upon the amplitude modulated data signal.Type: GrantFiled: February 25, 2015Date of Patent: April 5, 2016Assignee: STMicroelectronics S.r.l.Inventors: Egidio Ragonese, Vincenzo Fiore, Nunzio Spina, Pierpaolo Lombardo, Giuseppe Palmisano
-
Publication number: 20150180528Abstract: An apparatus includes first and second oscillator circuits. A transformer has a primary winding coupling the first oscillator circuit to the second oscillator circuit and a secondary winding. A first outgoing communications circuit is coupled to the second oscillator circuit and drives an amplitude modulated data signal thereto. A first incoming communications circuit is coupled to the primary winding of the transformer. A second outgoing communications circuit is coupled to the secondary winding drives an amplitude modulated data signal thereto. A second incoming communications circuit is coupled to the secondary winding. The secondary winding is magnetically coupled with the primary winding so the secondary winding receives an output power and an incoming data transmission based upon the amplitude modulated data signal, and so the primary winding receives an incoming high speed data transmission based upon the amplitude modulated data signal.Type: ApplicationFiled: February 25, 2015Publication date: June 25, 2015Applicant: STMicroelectronics S.r.I.Inventors: Egidio Ragonese, Vincenzo Fiore, Nunzio Spina, Pierpaolo Lombardo, Giuseppe Palmisano