Patents by Inventor Pierre Savary
Pierre Savary has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10816643Abstract: A radar device (100) is described that includes at least one transceiver (205) configured to support frequency modulated continuous wave (FMCW); a digital controller (262); and a temperature sensor system comprising a plurality of temperature sensors (222, 232, 242) coupled to various circuits (220, 230, 240) in the at least one transceiver (205). The digital controller (262) of the radar device (100) is configured to monitor a temperature of the various circuits (220, 230, 240) by polling temperature values of the plurality of temperature sensors (222, 232, 242).Type: GrantFiled: March 9, 2018Date of Patent: October 27, 2020Assignee: NXP B.V.Inventors: Matthis Bouchayer, Cristian Pavao Moreira, Dominique Delbecq, Pierre Savary
-
Patent number: 10763864Abstract: The disclosure relates to voltage-controlled-oscillator circuit comprising: a charge-pump configured to generate a tuning-voltage, the tuning-voltage having a minimum-operating-voltage; an offset-voltage-source configured to generate an offset-voltage in accordance with the minimum-operating-voltage; and a voltage-controlled-oscillator, VCO, configured to provide an oscillator frequency in accordance with the tuning-voltage and the offset-voltage.Type: GrantFiled: September 28, 2018Date of Patent: September 1, 2020Assignee: NXP USA, INC.Inventors: Birama Goumballa, Pierre Savary, Cristian Pavao Moreira
-
Patent number: 10700672Abstract: An electronic system includes a clock generation circuit to generate a clock signal; and a duty cycle monitoring circuit, DTC, to monitor a duty cycle of the generated clock signal. The DTC includes a differential signal generator circuit to generate an inverted and a non-inverted representation of the generated clock signal. An averaging circuit averages the non-inverted representation and the inverted representation of the generated clock signal. A comparison circuit includes at least a first comparator to compare the averaged non-inverted representation of the generated clock signal with a second respective reference voltage threshold and a second comparator configured to compare the averaged inverted representation with a first respective reference voltage threshold.Type: GrantFiled: October 3, 2019Date of Patent: June 30, 2020Assignee: NXP USA, Inc.Inventors: Pierre Savary, Cristian Pavao Moreira, Matthis Bouchayer, Jean-Stephane Vigier
-
Publication number: 20200136599Abstract: An electronic system includes a clock generation circuit to generate a clock signal; and a duty cycle monitoring circuit, DTC, to monitor a duty cycle of the generated clock signal. The DTC includes a differential signal generator circuit to generate an inverted and a non-inverted representation of the generated clock signal. An averaging circuit averages the non-inverted representation and the inverted representation of the generated clock signal. A comparison circuit includes at least a first comparator to compare the averaged non-inverted representation of the generated clock signal with a second respective reference voltage threshold and a second comparator configured to compare the averaged inverted representation with a first respective reference voltage threshold.Type: ApplicationFiled: October 3, 2019Publication date: April 30, 2020Inventors: Pierre SAVARY, Cristian Pavao Moreira, Matthis Bouchayer, Jean-Stephane Vigier
-
Publication number: 20190181867Abstract: The disclosure relates to voltage-controlled-oscillator circuit comprising: a charge-pump configured to generate a tuning-voltage, the tuning-voltage having a minimum-operating-voltage; an offset-voltage-source configured to generate an offset-voltage in accordance with the minimum-operating-voltage; and a voltage-controlled-oscillator, VCO, configured to provide an oscillator frequency in accordance with the tuning-voltage and the offset-voltage.Type: ApplicationFiled: September 28, 2018Publication date: June 13, 2019Inventors: Birama Goumballa, Pierre Savary, Cristian Pavao Moreira
-
Publication number: 20180292511Abstract: A radar device (100) is described that includes at least one transceiver (205) configured to support frequency modulated continuous wave (FMCW); a digital controller (262); and a temperature sensor system comprising a plurality of temperature sensors (222, 232, 242) coupled to various circuits (220, 230, 240) in the at least one transceiver (205). The digital controller (262) of the radar device (100) is configured to monitor a temperature of the various circuits (220, 230, 240) by polling temperature values of the plurality of temperature sensors (222, 232, 242).Type: ApplicationFiled: March 9, 2018Publication date: October 11, 2018Inventors: Matthis Bouchayer, Cristian Pavao Moreira, Dominique Delbecq, Pierre Savary
-
Publication number: 20180288963Abstract: A stall floor assembly for an animal bedding installation is provided. The assembly includes a front end and a rear end and a plurality of floor sections. The plurality of floor sections is assembled together to form an inclined support surface. The inclined support surface forms a substantially continuous slope from the front end to the rear end of the assembly.Type: ApplicationFiled: April 5, 2018Publication date: October 11, 2018Applicant: ANI-MAT INC.Inventor: Pierre SAVARY
-
Patent number: 9774335Abstract: A phase locked loop circuit includes a voltage controlled oscillator, VCO, configured to receive an oscillator tuning voltage; a phase detector configured to receive an input signal and a reference signal and generate a phase difference pulse signal that is varied in accordance with the oscillator tuning voltage; a loop filter having an input and an output; and a level shifter circuit coupled to an output of the phase detector and the loop filter input and configured to apply a level shift to the phase difference pulse signal such that the level shift is configured to compensate VCO gain and the loop filter averages the phase difference pulse signal to output an averaged signal to the VCO.Type: GrantFiled: January 13, 2016Date of Patent: September 26, 2017Assignee: NXP USA, Inc.Inventors: Pierre Savary, Birama Goumballa, Didier Salle
-
Publication number: 20170047933Abstract: A phase locked loop circuit includes a voltage controlled oscillator, VCO, configured to receive an oscillator tuning voltage; a phase detector configured to receive an input signal and a reference signal and generate a phase difference pulse signal that is varied in accordance with the oscillator tuning voltage; a loop filter having an input and an output; and a level shifter circuit coupled to an output of the phase detector and the loop filter input and configured to apply a level shift to the phase difference pulse signal such that the level shift is configured to compensate VCO gain and the loop filter averages the phase difference pulse signal to output an averaged signal to the VCO.Type: ApplicationFiled: January 13, 2016Publication date: February 16, 2017Inventors: Pierre SAVARY, Birama GOUMBALLA, Didier SALLE
-
Patent number: 8654006Abstract: An integrated circuit comprises frequency generation circuitry for controlling a frequency source for an automotive radar system. The frequency generation circuitry comprises a Phase Locked Loop (PLL) arranged to generate a control signal for controlling the frequency source, a fractional-N divider located within a feedback loop of the PLL, and frequency pattern control logic operably coupled to the fractional-N divider and arranged to control the fractional-N divider, by way of a frequency control signal, such that the PLL generates a Frequency Modulated Continuous Wave (FMCW) control signal.Type: GrantFiled: February 13, 2009Date of Patent: February 18, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Christophe Landez, Hugues Beaulaton, Thierry Cassagnes, Stephane Colomines, Robert G. Gach, Akbar Ghazinour, Hao Li, Gilles Montoriol, Didier Salle, Pierre Savary
-
Patent number: 8145158Abstract: A wireless communication unit comprises a transmitter having a power amplifier biased by a bias circuit and a controller operably coupled to the bias circuit for setting one or more bias levels of the power amplifier. The bias circuit is a single bias circuit and is configured to provide either a current mode bias control of the power amplifier or a voltage mode bias control of the power amplifier in response to a control signal from the controller. In this manner, a single bias control circuit can be used to support applications that benefit from both current mode bias control and voltage mode bias control of the power amplifier.Type: GrantFiled: April 3, 2006Date of Patent: March 27, 2012Assignee: Freescale Semiconductor, Inc.Inventors: Didier Salle, Arnaud Girardot, Gerald Haennig, Pierre Savary
-
Publication number: 20110285575Abstract: An integrated circuit comprises frequency generation circuitry for controlling a frequency source for an automotive radar system. The frequency generation circuitry comprises a Phase Locked Loop (PLL) arranged to generate a control signal for controlling the frequency source, a fractional-N divider located within a feedback loop of the PLL, and frequency pattern control logic operably coupled to the fractional-N divider and arranged to control the fractional-N divider, by way of a frequency control signal, such that the PLL generates a Frequency Modulated Continuous Wave (FMCW) control signal.Type: ApplicationFiled: February 13, 2009Publication date: November 24, 2011Applicant: Freescale Semiconductor, Inc.Inventors: Christophe Landez, Hugues Beaulaton, Thierry Cassagnes, Stephane Colomines, Robert G. Gach, Akbar Ghazinour, Hao Li, Gilles Montoriol, Didier Salle, Pierre Savary
-
Publication number: 20100271119Abstract: An envelope (100) detector for detecting a modulation envelope of a modulated signal. The envelope detector includes a sensor (102). The sensor has a sensor input (1021), for sensing a signal forming a measure for the amount of electrical power presented at the sensor input (1021). The sensor input (1021) is electrically conducting connectable to an electrical path (14), along which electrical path (14) the modulated signal is transmitted. The detector (100) includes a filter (103) for removing from the sensed signal a part contributed to non-envelope signal components in the modulated signal; and a detector output (104) connected to the filter (103) for outputting an envelope signal.Type: ApplicationFiled: October 23, 2006Publication date: October 28, 2010Inventors: Walid Karoui, Rachid Jaoui, Pierre Savary, Thierry Parra
-
Publication number: 20100162642Abstract: A modular flooring assembly for heavy-duty applications is presented. It is made of a plurality of interlockable mat units, each mat having a plurality of edges with at least one edge having a connector in the plane of the mat unit. Each connector is made of a plurality of alternating teeth and grooves respectively adapted to engage the grooves and the teeth of another mat unit. Each groove has a first bevel with respect to the plane extending along its back wall and a rear portion of its corresponding side walls. Each tooth has a second bevel with respect to the plane extending along its front wall and a front portion of its corresponding side walls. The first and the second bevels are complementary and each side wall form a twist transition between the first and second bevels.Type: ApplicationFiled: December 22, 2009Publication date: July 1, 2010Inventors: Ange Albert Allard, Pierre Savary, Frederic Tremblay, David Lamontagne
-
Publication number: 20090270057Abstract: A wireless communication unit comprises a transmitter having a power amplifier biased by a bias circuit and a controller operably coupled to the bias circuit for setting one or more bias levels of the power amplifier. The bias circuit is a single bias circuit and is configured to provide either a current mode bias control of the power amplifier or a voltage mode bias control of the power amplifier in response to a control signal from the controller. In this manner, a single bias control circuit can be used to support applications that benefit from both current mode bias control and voltage mode bias control of the power amplifier.Type: ApplicationFiled: April 3, 2006Publication date: October 29, 2009Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Didier Salle, Arnaud Girardot, Gerald Haennig, Pierre Savary
-
Patent number: 6005383Abstract: The invention concerns an electrical current sensor comprising a magnetic circuit (3), with an air gap (3a), a winding (4) on the magnetic circuit in which a current to be measured flows, a magnetic field detector (5) arranged in the air gap, and a support plate (2) carrying an electrical circuit (6) configured to amplify an output signal from the magnetic field detector. The support plate (2) comprises a main part (21) and a lateral extension (23), the entire unit having an area cut away from the overall rectangular shape of the plate. The turns (4a) of the winding (4) are arranged at that area in such a way that the thickness of the sensor depends on the transverse dimensions of the winding.Type: GrantFiled: December 29, 1997Date of Patent: December 21, 1999Assignee: Liasons Electroniques-Mecaniques LEM S.A.Inventors: Pierre Savary, Marc Laforet
-
Patent number: 5191345Abstract: In a system for the exchange of data by microwaves between a fixed station and a mobile station or portable badge, the information bit rate is limited, in the standby state, by the low power consumption of the badge and the high output impedance of the modem. To increase the information bit rate of the modem of a badge, the information processing circuit associated with the modem sends the modem an activation signal to reduce its output impedance. The means implemented are transistors that switch over the load of the detector transistor or of the amplifier transistor.Type: GrantFiled: November 15, 1991Date of Patent: March 2, 1993Assignee: Thomson Composants MicroondesInventors: Marc Camiade, Pierre Quentin, Pierre Savary, Jean-Philippe Brandeau
-
Patent number: 4868526Abstract: An ultrahigh-frequency oscillator. To double the frequency of an oscillator having a single field-effect transistor (10), whose fundamental frequency is adjusted by an impedance of gate (13) and an impedance of source (15), a filter (16+17) is mounted between the drain of transistor (10) and the ground. This filter, formed by a self-induction coil (16) in series with a varactor (17) is adjusted to the fundamental frequency: it assures the rejection, and favors the generation of the second harmonic, at double frequency. Application to ultrahigh-frequency sources.Type: GrantFiled: December 16, 1988Date of Patent: September 19, 1989Assignee: Thomson Hybrides et MicroondesInventors: Marc Camiade, Alain Bert, Pierre Savary
-
Patent number: 4763754Abstract: Hydraulic clatter damping device consisting of a piston mechanically connected to a valve spindle and sliding within a closed composite chamber (20) consisting of two sub-chambers arranged on either side of the piston, namely, a large sub-chamber (23) in the upper part and a compression chamber (24) in the lower part, both chambers being filled with the same hydraulic fluid under pressure, the piston being provided with a hollow deformable body filled with a gaseous fluid, being rigidly connected to its free face in the large sub-chamber and contracted during rest by the pressure prevailing in the sub-chambers. The sub-chambers communicate with a thin-walled nozzle (26), the chamber containing the hollow body comprising a visual communication means which permits its upper face to be observed. The invention relates to the manufacture of safety valves and other safety components.Type: GrantFiled: March 11, 1987Date of Patent: August 16, 1988Assignee: FramatomeInventors: Pierre Coppolani, Jean-Marc Henry, Pierre Savary, Jean Eisele
-
Patent number: 4719558Abstract: The invention provides a novel high-frequency power-supply output control device comprising circuitry for activating push-and-pull operations of a pair of arms of semiconductive inverters comprised of semiconductors being connected to each other in a bridge configuration, in which each arm is alternately turned ON and OFF for converting DC current into high-frequency power, a pair of phase-synchronizing circuits which are respectively installed to these two arms for setting operative frequency of a pair of these arm-forming semiconductors at a specific value, and a phase-difference varying circuit capable of varying the phase difference of these phase-synchronizing circuits before eventually controlling the output high-frequency power ranging from zero to the maximum value being set.Type: GrantFiled: October 24, 1986Date of Patent: January 12, 1988Assignee: Kyoei Densoku Co., LtdInventors: Isamu Hanada, Pierre Savary, Satoshi Nagai, Munetomo Sagawa