Patents by Inventor Pinhong Chen
Pinhong Chen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11775723Abstract: Disclosed is an improved approach for efficiently implementing a three-dimensional integrated circuit (3D-IC) design with heterogeneous and/or homogeneous dies. A first die design and a second die design in a three-dimensional (3D) electronic design maybe identified, and a wrapper design may be generated for at least a block of circuit component designs in the second die design for concurrent implementation of both the first and the second die designs. Both the first and the second dies of the 3D electronic design are concurrently implemented based at least upon a floorplan that is generated with at least the wrapper design for the 3D electronic design. A first wrapper and a second wrapper may be respectively generated for the first die design and the second die design based at least in part upon a result of the concurrent implementation.Type: GrantFiled: June 30, 2021Date of Patent: October 3, 2023Assignee: Cadence Design Systems, Inc.Inventors: Pinhong Chen, Liqun Deng, Ximing Zhou, Hanqi Yang, Jieqian Yu, Fangfang Li
-
Patent number: 11276677Abstract: Disclosed is an approach to implement multi-die concurrent placement, routing, and/or optimization across multiple dies. This permits the multiple dies to be modeled as a single 3D space. Instead of being limited to a 2D plane, a cell can be placed to the area of any of the dies without splitting the netlist beforehand.Type: GrantFiled: February 12, 2020Date of Patent: March 15, 2022Assignee: Cadence Design Systems, Inc.Inventors: Liqun Deng, Pinhong Chen, Richard M. Chou, Chin-Chih Chang, Miao Liu, Yufeng Luo
-
Patent number: 10706199Abstract: Aspects of the present disclosure address systems, methods, and an improved graphical user interface (GUI) for providing interactive macro-cell placement for integrated circuit (IC) design. The method includes causing display of a GUI that includes a display of an IC floor plan comprising multiple macro-cells, The method further includes receiving a user selection of two or more macro-cells from the IC floor plan, and updating the GUI to display layout options for the two or more macro-cells in conjunction with the display of the IC floor plan. Each layout option specifies an arrangement of the two or more macro-cells. In response to a user selection of a layout option, the display of the IC floor plan is updated by modifying a placement of the two or more macro-cells in accordance with the selected layout option.Type: GrantFiled: May 14, 2018Date of Patent: July 7, 2020Assignee: Cadence Design Systems, Inc.Inventors: Jackey Z. Yan, Cindy Zhang, Pinhong Chen
-
Patent number: 10204180Abstract: Various embodiments implement an electronic design with automatically generated power intent. One or more inputs to a physical electronic design implementation module may be identified for power intent generation for an electronic design. The power intent for the electronic design may be generated by using at least one or more power related characteristics that are determined from at least the one or more inputs for the power intent generation. With the generated power intent, the electronic design may be implemented at least by guiding the implementation of the electronic design with at least the generated power intent while reducing usage of one or more computing resources.Type: GrantFiled: December 17, 2015Date of Patent: February 12, 2019Assignee: Cadence Design Systems, Inc.Inventors: Kai-Ti Huang, Pinhong Chen, Richard M. Chou
-
Patent number: 9652582Abstract: Electronic design automation systems and methods are presented for top-down timing budget flow in master-clone scenarios. In some embodiments, different instances of a master-clone block within an integrated circuit design are associated with different constraint files. The different constraint files are based on the different connections of each instance with elements of the integrated circuit design as well as the shared structure of the master-clone block. A top-down timing budget flow may then be generated based on the differing constraint files, and the integrated circuit design may be modified based on this analysis prior to generation of physical devices based on the design.Type: GrantFiled: February 2, 2016Date of Patent: May 16, 2017Assignee: Cadence Design Systems, Inc.Inventors: Dongzi Liu, Pinhong Chen, Deng Pan
-
Patent number: 9026978Abstract: A system, method, and computer program product for automatically optimizing circuit designs. A graphical user interface based environment allows arbitrary selection of a circuit design region to be optimized based on physical layout, without regard for logical hierarchy. Embodiments analyze circuit paths crossing optimization region boundaries and replace externally connected circuitry with an interface logic model describing such circuitry from the optimization region boundary to a first register occurrence. A reduced netlist spans the regional circuitry and the modeled external circuitry. Embodiments optimize the reduced netlist under design constraints applicable to the full circuit design. Changes to the original circuit design made by the optimization are tangibly saved as engineering change orders. The optimization process may be applied to other regions, including via parallel execution by multiple processors.Type: GrantFiled: October 24, 2013Date of Patent: May 5, 2015Assignee: Cadence Design Systems, Inc.Inventors: Dongzi Liu, Yi Qian, Wanshuan Liu, Pinhong Chen, WenHsing Tsai, Yanhui Wang
-
Publication number: 20140100184Abstract: Structure and mechanism based design was used to design potent ribose containing inhibitors of DOT1L with IC50 values as low as 38 nM. These ribose containing inhibitors exhibit only weak or no activities against four other representative histone lysine and arginine methyltransferases, G9a, SUV39H1, PRMT1 and CARM1.Type: ApplicationFiled: August 30, 2013Publication date: April 10, 2014Applicant: BAYLOR COLLEGE OF MEDICINEInventors: Yongcheng SONG, Pinhong CHEN, Jiasheng DIAO, Gang CHENG, Lisheng DENG, Justin L. ANGLIN, Venkataram B.V. PRASAD, Yang YAO
-
Patent number: 8516422Abstract: A method for implementing a single file format for power-related information for an IC comprising: providing a circuit design in at least one design file in a non-transitory computer readable storage device; providing power-related design information in a file in the computer readable storage device that is separate from the at least one design file and that specifies multiple power domains within the circuit design, each power domain including one or more design object instances from within the circuit design and that specifies multiple power modes each power mode corresponding to a different combination of on/off states of the multiple specified power domains and that specifies isolation behavior relative to respective power domains; and using a computer to add power control circuitry to the circuit design that implements the power domains and power modes and isolation behavior specified in the power specification information.Type: GrantFiled: June 14, 2010Date of Patent: August 20, 2013Assignee: Cadence Design Systems, Inc.Inventors: Qi Wang, Ankur Gupta, Pinhong Chen, Christina Chu, Manish Pandey, Huan-Chih Tsai, Sandeep Bhatia, Yonghao Chen, Steven Sharp, Vivek Chickermane, Patrick Gallagher
-
Publication number: 20120329842Abstract: The present invention concerns methods and/or compositions for treatment and/or prevention of bacterial infection wherein the bacteria has at least one metallo-?-lactamase. The bacteria are provided with an inhibitor of the metallo-?-lactamase, for example in conjunction with an antibiotic that targets the bacteria. The bacteria may be a drug-resistant strain or susceptible to becoming a drug-resistant strain. In specific embodiments, the bacteria is Pseudomonas or Acinetobacter spp.Type: ApplicationFiled: December 21, 2011Publication date: December 27, 2012Inventors: Yongcheng Song, Timothy Palzkill, Pinhong Chen, Lori Horton
-
Patent number: 7954078Abstract: A method to produce an information structure in computer readable memory that specifies power source hierarchy information for an RTL circuit design that includes multiple function instances encoded in computer readable memory, comprising: providing associations within the memory between respective function instances of the RTL design and respective power domains so as to define respective primary power domains relative to the RTL design; specifying in the memory respective secondary power domains; and providing associations within the memory that are indicative of respective power source relationships between respective primary power domains and corresponding respective secondary power domains.Type: GrantFiled: June 29, 2007Date of Patent: May 31, 2011Assignee: Cadence Design Systems, Inc.Inventors: Qi Wang, Pinhong Chen, Mitchell W. Hines
-
Patent number: 7739629Abstract: A method of adding power control circuitry to a circuit design at each of an RTL and a netlist level comprising: demarcating multiple power domains within the circuit design; specifying multiple power modes each power mode corresponding to a different combination of on/off states of the multiple demarcated power domains; and defining isolation behavior relative to respective power domains.Type: GrantFiled: October 30, 2006Date of Patent: June 15, 2010Assignee: Cadence Design Systems, Inc.Inventors: Qi Wang, Ankur Gupta, Pinhong Chen, Christina Chu, Manish Pandey, Huan-Chih Tsai, Sandeep Bhatia, Yonghao Chen, Steven Sharp, Vivek Chickermane, Patrick Gallagher
-
Patent number: 7551985Abstract: Method and apparatus for finding an assignment of voltages to all power domains of an integrated circuit such that the power consumption of an integrated circuit design is minimized and timing requirements (signal propagation delay or slack) are met. This is done by modeling both internal and external signal paths in an integrated circuit which has a number of power domains. The relationship between slack and voltage for the external and internal signal propagation paths is modeled, typically as a linear approximation. The integrated circuit design is then abstracted to a simplified form in terms of power domain relations and a model is created and solved iteratively using, e.g., linear programming, of different voltage levels for each power domain and including the slack values and their relationship between the changes in voltage and slack, for both the internal and external paths.Type: GrantFiled: October 30, 2006Date of Patent: June 23, 2009Assignee: Cadence Design Systems, Inc.Inventors: Pinhong Chen, Wilsin Gosti
-
Publication number: 20070245285Abstract: A method of adding power control circuitry to a circuit design at each of an RTL and a netlist level comprising: demarcating multiple power domains within the circuit design; specifying multiple power modes each power mode corresponding to a different combination of on/off states of the multiple demarcated power domains; and defining isolation behavior relative to respective power domains.Type: ApplicationFiled: October 30, 2006Publication date: October 18, 2007Inventors: Qi Wang, Ankur Gupta, Pinhong Chen, Christina Chu, Manish Pandey, Huan-Chih Tsai, Sandeep Bhatia, Yonghao Chen, Steven Sharp, Vivek Chickermane, Patrick Gallagher
-
Patent number: 7082587Abstract: To estimate path delays within an IC, a serial database is first created to hold and read out RC extraction data for nets within the IC in an order in which the RC extraction data will be needed when estimating path delays. Thereafter, as the RC extraction data is sequentially read out of the database for each net, the path delay though each section of the net is computed and added to the estimated path delay for each signal path including that net section. The RC extraction data for each net is accessed and accessed only once, thereby minimizing the processing time needed to perform timing analysis by minimizing hard disk read accesses when the RC extraction database resides on a hard disk.Type: GrantFiled: December 18, 2002Date of Patent: July 25, 2006Assignee: Cadence Design Systems, Inc.Inventors: Pinhong Chen, Chin-Chi Teng
-
Patent number: 6971076Abstract: Crosstalk noise peaks in output signals of nets of an integrated circuit layout design are estimated by first processing the design to estimate resistances and capacitances of the nets. The design is then processed to identify each aggressor net having at least one section that is proximate to a section of a victim net. A separate aggressor model is then generated for each proximate aggressor net section, the aggressor model including a current source and a capacitor. The design is then processed to identify each victim net that is proximate any aggressor net and a separate crosstalk model is generated for each identified victim net. The crosstalk model for each victim net includes the victim net's estimated resistances and capacitances and incorporates the aggressor model of each aggressor net section that is proximate to a section of the identified victim net.Type: GrantFiled: December 5, 2002Date of Patent: November 29, 2005Assignee: Cadence Design Systems, Inc.Inventor: Pinhong Chen
-
Publication number: 20030140325Abstract: Signal paths within an integrated circuit (IC) are formed by cells and nets interconnecting the cells. A separate path delay is estimated for each of many signal paths within an IC by setting the path delay value to a sum of estimated delays through each net and cell forming the signal path. To compute path delays through the nets, RC extraction data contained in a database indicating estimated impedances of portions of all of nets of the IC is sequentially read out of the database on a net-by-net basis. As the RC extraction data for each net is read out, a path delay is computed based on that data for each section of the net that is included in any of the signal paths for which path delay is to be estimated. Data representing the path delay for each signal path is then incremented by an amount equal to the computed path delay of each section of that net, if any, forming a part of that signal path.Type: ApplicationFiled: December 18, 2002Publication date: July 24, 2003Inventors: Pinhong Chen, Chin-Chi Teng
-
Publication number: 20030115563Abstract: Crosstalk noise peaks in output signals of nets of an integrated circuit layout design are estimated by first processing the design to estimate resistances and capacitances of the nets. The design is then processed to identify each aggressor net having at least one section that is proximate to a section of a victim net. A separate aggressor model is then generated for each proximate aggressor net section, the aggressor model including a current source and a capacitor. The design is then processed to identify each victim net that is proximate any aggressor net and a separate crosstalk model is generated for each identified victim net. The crosstalk model for each victim net includes the victim net's estimated resistances and capacitances and incorporates the aggressor model of each aggressor net section that is proximate to a section of the identified victim net.Type: ApplicationFiled: December 5, 2002Publication date: June 19, 2003Inventor: Pinhong Chen
-
Patent number: RE44479Abstract: A method of adding power control circuitry to a circuit design at each of an RTL and a netlist level comprising: demarcating multiple power domains within the circuit design; specifying multiple power modes each power mode corresponding to a different combination of on/off states of the multiple demarcated power domains; and defining isolation behavior relative to respective power domains.Type: GrantFiled: June 12, 2012Date of Patent: September 3, 2013Assignee: Cadence Design Systems, Inc.Inventors: Qi Wang, Ankur Gupta, Pinhong Chen, Christina Chu, Manish Pandey, Huan-Chih Tsai, Sandeep Bhatia, Yonghoa Chen, Steven Sharp, Vivek Chickermane, Patrick Gallagher, Mitchell W. Hines