Patents by Inventor Pin-Yao Wang
Pin-Yao Wang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10770159Abstract: An antifuse device is disclosed. The antifuse device includes a plurality of active regions, a plurality of word lines extending along a first direction and cut through the active regions, a plurality of bit lines and a plurality of source lines extending along a second direction and stride across the active regions. The bit lines and the source lines are arranged alternatively along the first direction. Plural antifuse capacitors are disposed along the source lines and connected between the source lines and the active regions.Type: GrantFiled: July 4, 2018Date of Patent: September 8, 2020Assignees: UNITED MICROELECTRONICS CORP., Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: Tsai-Yu Huang, Pin-Yao Wang
-
Patent number: 10242950Abstract: A semiconductor device with improved generation function of unique information is provided. The semiconductor device includes an integrated circuit designed or fabricated based on a general design condition or manufacturing condition, an input/output circuit, and a unique-information generation circuit to generate unique information of the semiconductor device. The unique-information generation circuit includes a circuit for PUF and a code-generation unit. The circuit for PUF is fabricated based on the design condition or manufacturing condition which is different from the general design condition or manufacturing condition and has a factor which makes variations of circuit components become large. The code-generation unit generates codes based on the output of the circuit for PUF.Type: GrantFiled: June 23, 2017Date of Patent: March 26, 2019Assignee: Winbond Electronics Corp.Inventors: Masaru Yano, Pin-Yao Wang
-
Publication number: 20190057754Abstract: An antifuse device is disclosed. The antifuse device includes a plurality of active regions, a plurality of word lines extending along a first direction and cut through the active regions, a plurality of bit lines and a plurality of source lines extending along a second direction and stride across the active regions. The bit lines and the source lines are arranged alternatively along the first direction. Plural antifuse capacitors are disposed along the source lines and connected between the source lines and the active regions.Type: ApplicationFiled: July 4, 2018Publication date: February 21, 2019Inventors: Tsai-Yu Huang, Pin-Yao Wang
-
Patent number: 10141035Abstract: The memory cell includes a read selection transistor, a program selection transistor, and an anti-fuse capacitor. The read selection transistor has a first terminal coupled to a bit line, a second terminal, and a control terminal coupled to a read word line. The program selection transistor has a first terminal coupled to the second terminal of the read selection transistor, a second terminal coupled to a high voltage control line, and a control terminal coupled to a program word line. The anti-fuse capacitor has a first terminal coupled to the second terminal of the read selection transistor, and a second terminal coupled to a low voltage control line.Type: GrantFiled: August 8, 2017Date of Patent: November 27, 2018Assignees: UNITED MICROELECTRONICS CORP., Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: Tsai-Yu Huang, Pin-Yao Wang
-
Patent number: 9935116Abstract: A manufacturing method of a semiconductor memory device is provided. The semiconductor memory device can suppress current leakage generated during a programming action so that the programming action can be executed with high reliability. A flash memory of this invention has a memory array in which NAND type strings are formed. Gates of memory cells in row direction of strings are commonly connected to a word line. Gates of bit line select transistors are commonly connected to a select gate line (SGD). Gates of source line select transistors are commonly connected to a select gate line (SGS). An interval (S4) of the select gate line (SGS) and a gate of a word line (WL0) adjacent to the select gate line (SGS) is larger than an interval (S1) of the select gate line (SGD) and a gate of a word line (WL7) adjacent to the select gate line (SGD).Type: GrantFiled: August 9, 2017Date of Patent: April 3, 2018Assignee: Winbond Electronics Corp.Inventors: Masaru Yano, Pin-Yao Wang
-
Publication number: 20170373015Abstract: A semiconductor device with improved generation function of unique information is provided. The semiconductor device includes an integrated circuit designed or fabricated based on a general design condition or manufacturing condition, an input/output circuit, and a unique-information generation circuit to generate unique information of the semiconductor device. The unique-information generation circuit includes a circuit for PUF and a code-generation unit. The circuit for PUF is fabricated based on the design condition or manufacturing condition which is different from the general design condition or manufacturing condition and has a factor which makes variations of circuit components become large. The code-generation unit generates codes based on the output of the circuit for PUF.Type: ApplicationFiled: June 23, 2017Publication date: December 28, 2017Inventors: Masaru YANO, Pin-Yao WANG
-
Publication number: 20170358589Abstract: A manufacturing method of a semiconductor memory device is provided. The semiconductor memory device can suppress current leakage generated during a programming action so that the programming action can be executed with high reliability. A flash memory of this invention has a memory array in which NAND type strings are formed. Gates of memory cells in row direction of strings are commonly connected to a word line. Gates of bit line select transistors are commonly connected to a select gate line (SGD). Gates of source line select transistors are commonly connected to a select gate line (SGS). An interval (S4) of the select gate line (SGS) and a gate of a word line (WL0) adjacent to the select gate line (SGS) is larger than an interval (S1) of the select gate line (SGD) and a gate of a word line (WL7) adjacent to the select gate line (SGD).Type: ApplicationFiled: August 9, 2017Publication date: December 14, 2017Applicant: Winbond Electronics Corp.Inventors: Masaru Yano, Pin-Yao Wang
-
Patent number: 9786376Abstract: A non-volatile semiconductor memory device achieving low power consumption and erasing method thereof is provided. The flash memory of the present invention includes a memory array formed with NAND type strings. The memory array includes a plurality of global blocks, one global block includes a plurality of blocks, and one block includes a plurality of NAND type strings. When the block of the selected global block is erased and the next block is in adjacent relationship, electric charge accumulated in one of P-wells is discharged to another one of the P-wells, and then the next selected block is erased. Thus, the electric charge is shared between the adjacent P-wells to achieve low power consumption.Type: GrantFiled: April 28, 2016Date of Patent: October 10, 2017Assignee: Winbond Electronics Corp.Inventor: Pin-Yao Wang
-
Patent number: 9768184Abstract: A manufacturing method of a semiconductor memory device is provided. The semiconductor memory device can suppress current leakage generated during a programming action so that the programming action can be executed with high reliability. A flash memory of this invention has a memory array in which NAND type strings are formed. Gates of memory cells in row direction of strings are commonly connected to a word line. Gates of bit line select transistors are commonly connected to a select gate line (SGD). Gates of source line select transistors are commonly connected to a select gate line (SGS). An interval (S4) of the select gate line (SGS) and a gate of a word line (WL0) adjacent to the select gate line (SGS) is larger than an interval (S1) of the select gate line (SGD) and a gate of a word line (WL7) adjacent to the select gate line (SGD).Type: GrantFiled: August 16, 2016Date of Patent: September 19, 2017Assignee: Winbond Electronics Corp.Inventors: Masaru Yano, Pin-Yao Wang
-
Publication number: 20170133094Abstract: A non-volatile semiconductor memory device achieving low power consumption and erasing method thereof is provided. The flash memory of the present invention includes a memory array formed with NAND type strings. The memory array includes a plurality of global blocks, one global block includes a plurality of blocks, and one block includes a plurality of NAND type strings. When the block of the selected global block is erased and the next block is in adjacent relationship, electric charge accumulated in one of P-wells is discharged to another one of the P-wells, and then the next selected block is erased. Thus, the electric charge is shared between the adjacent P-wells to achieve low power consumption.Type: ApplicationFiled: April 28, 2016Publication date: May 11, 2017Inventor: Pin-Yao Wang
-
Publication number: 20160358929Abstract: A manufacturing method of a semiconductor memory device is provided. The semiconductor memory device can suppress current leakage generated during a programming action so that the programming action can be executed with high reliability. A flash memory of this invention has a memory array in which NAND type strings are formed. Gates of memory cells in row direction of strings are commonly connected to a word line. Gates of bit line select transistors are commonly connected to a select gate line (SGD). Gates of source line select transistors are commonly connected to a select gate line (SGS). An interval (S4) of the select gate line (SGS) and a gate of a word line (WL0) adjacent to the select gate line (SGS) is larger than an interval (S1) of the select gate line (SGD) and a gate of a word line (WL7) adjacent to the select gate line (SGD).Type: ApplicationFiled: August 16, 2016Publication date: December 8, 2016Applicant: Winbond Electronics Corp.Inventors: Masaru Yano, Pin-Yao Wang
-
Patent number: 9449697Abstract: A semiconductor memory device is provided, which can suppress current leakage generated during a programming action so that the programming action can be executed with high reliability. A flash memory of this invention has a memory array in which NAND type strings are formed. Gates of memory cells in row direction of strings are commonly connected to a word line. Gates of bit line select transistors are commonly connected to a select gate line (SGD). Gates of source line select transistors are commonly connected to a select gate line (SGS). An interval (S4) of the select gate line (SGS) and a gate of a word line (WL0) adjacent to the select gate line (SGS) is larger than an interval (S1) of the select gate line (SGD) and a gate of a word line (WL7) adjacent to the select gate line (SGD).Type: GrantFiled: February 12, 2015Date of Patent: September 20, 2016Assignee: Winbond Electronics Corp.Inventors: Masaru Yano, Pin-Yao Wang
-
Publication number: 20150380092Abstract: A semiconductor memory device is provided, which can suppress current leakage generated during a programming action so that the programming action can be executed with high reliability. A flash memory of this invention has a memory array in which NAND type strings are formed. Gates of memory cells in row direction of strings are commonly connected to a word line. Gates of bit line select transistors are commonly connected to a select gate line (SGD). Gates of source line select transistors are commonly connected to a select gate line (SGS). An interval (S4) of the select gate line (SGS) and a gate of a word line (WL0) adjacent to the select gate line (SGS) is larger than an interval (S1) of the select gate line (SGD) and a gate of a word line (WL7) adjacent to the select gate line (SGD).Type: ApplicationFiled: February 12, 2015Publication date: December 31, 2015Inventors: Masaru Yano, Pin-Yao Wang
-
Publication number: 20090130808Abstract: A method of fabricating a flash memory includes successively forming a floating gate insulating layer, a floating gate material layer, a dielectric layer, a control gate material layer, a silicide layer, and a hard mask layer on a semiconductor substrate, patterning the hard mask layer, removing portions of the silicide layer, the control gate material layer, the dielectric layer, and the floating gate material layer not covered by the hard mask layer to form a stacked structure, forming a silicon cap layer covering the surface of the stacked structure, and performing a thermal process.Type: ApplicationFiled: November 20, 2007Publication date: May 21, 2009Inventors: Chao-Yuan Lo, Rex Young, Pin-Yao Wang
-
Publication number: 20090075443Abstract: A method of fabricating a flash memory includes providing a substrate with a mask layer thereon, forming pluralities of shallow trenches in the substrate, forming a first oxide layer on the substrate and in the shallow trenches, removing a portion of the first oxide layer above the mask layer, forming a second oxide layer on the mask layer and the first oxide layer, wherein the first and second oxide layers have different etching ratios, removing a portion of the second oxide layer positioned above the mask layer so that an STI is formed with the first and the second oxide layers in each shallow trench, removing the mask layer to form recess portions between adjacent STIs, and filling the recess portions with a conductive layer to form floating gates in the recess portions.Type: ApplicationFiled: December 24, 2007Publication date: March 19, 2009Inventors: Chia-Che Hsu, Rex Young, Pin-Yao Wang
-
Publication number: 20090026525Abstract: A method for fabricating a memory is provided. A tunneling dielectric layer, a first conductive layer, and a mask layer are formed on a substrate. The mask layer, the first conductive layer, the tunneling dielectric layer, and the substrate are patterned to form trenches in the substrate. A passivation layer and isolation structures are formed in sequence to fill the trenches, and the etching rate of the isolation structures is greater than that of the passivation layer. After the mask layer is removed, a second conductive layer is formed on the first conductive layer. Portions of the isolation structures are removed to expose the sidewalls of the first and the second conductive layers. Further, a third conductive layer is formed on the exposed sidewalls of the first and the second conductive layers. An inter-gate dielectric layer and a control gate are formed on the substrate.Type: ApplicationFiled: October 16, 2007Publication date: January 29, 2009Applicant: POWERCHIP SEMICONDUCTOR CORP.Inventors: Pin-Yao Wang, Liang-Chuan Lai, Michael Ying-li Liu
-
Patent number: 7462537Abstract: A method of fabricating a non-volatile memory is provided. A substrate having a trench therein for forming a trench device is provided. Then, a doped metal silicide layer is formed on the substrate in the trench. A heating process is performed to form a source/drain area in the substrate under the doped metal silicide layer. Thereafter, a first conductive layer is formed on the doped metal silicide layer to fill up the trench.Type: GrantFiled: July 7, 2006Date of Patent: December 9, 2008Assignee: Powerchip Semiconductor Corp.Inventors: Pin-Yao Wang, Liang-Chuan Lai
-
Patent number: 7445998Abstract: A method for fabricating a semiconductor device is described. The method includes providing a substrate having a trench therein, and a trench device in the trench. The trench device includes two gate structures disposed on the sidewalls of the trench, a doped region in the substrate between the gate structures and an inter-gate dielectric layer disposed on the surface of the gate structures. A thermal treatment process in a nitrogen-containing ambient is performed to remove the native oxide layer formed on the surface of the doped region. Then, a conductive layer is formed to fill in the trench.Type: GrantFiled: January 7, 2008Date of Patent: November 4, 2008Assignee: Powerchip Semiconductor Corp.Inventors: Rex Young, Pin-Yao Wang
-
Patent number: 7442980Abstract: An anti-punch-through semiconductor device is provided. The anti-punch-through semiconductor device includes a substrate, at least an isolation region and a plurality of trench devices. The trench device is disposed in the substrate. The trench device includes a source/drain region. The source/drain region of the trench device is disposed at the bottom of the trench device. The isolation region is disposed in the substrate and between the source/drain regions of each trench device.Type: GrantFiled: December 7, 2005Date of Patent: October 28, 2008Assignee: Powerchip Semiconductor Corp.Inventors: Liang-Chuan Lai, Pin-Yao Wang
-
Patent number: 7429527Abstract: A method of manufacturing self-aligned contact openings is provided. A substrate having a number of device structures is provided and the top of the device structures is higher than the surface of the substrate. A first dielectric layer and a conductive layer are sequentially formed on the surfaces of the substrate and the device structures. Next, a part of the conductive layers on the top and the sidewalls of the device structures is removed and a number of first spacers is formed on the exposed sidewalls of the device structures. The exposed conductive layer and the first dielectric layer are removed by using the first spacer as the mask to expose the substrate. Then, a number of conductive spacers is formed. A number of second spacers is formed on the sidewalls of the conductive spacers.Type: GrantFiled: September 11, 2007Date of Patent: September 30, 2008Assignee: Powerchip Semiconductor Corp.Inventors: Pin-Yao Wang, Liang-Chuan Lai, Jeng-Huang Yang