Patents by Inventor Ping-Hsien Lin
Ping-Hsien Lin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11194515Abstract: The present disclosure provides a memory system, a method of operating memory, and a non-transitory computer readable storage medium. The memory system includes a memory chip and a controller. The controller is coupled with the memory chip, which the controller is configured to: receive a first data corresponding to a first version from a file system in order to store the first data corresponding to the first version in a first page of the flash memory chip; and program the first data corresponding to a second version in the first page in response to the first data of the second version, which the second version is newer than the first version.Type: GrantFiled: September 16, 2019Date of Patent: December 7, 2021Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Ping-Hsien Lin, Wei-Chen Wang, Hsiang-Pang Li, Shu-Hsien Liao, Che-Wei Tsao, Yuan-Hao Chang, Tei-Wei Kuo
-
Patent number: 11163816Abstract: Some embodiments include a system.Type: GrantFiled: June 11, 2018Date of Patent: November 2, 2021Assignee: NBCUniversal Media, LLCInventor: Ping-Hsien Lin
-
Patent number: 11042308Abstract: A memory management method includes: performing a bloom filtering operation on a plurality of logic block addresses to determine a read and written frequency of each of the logic block addresses; setting a first program/erase (P/E) cycle threshold and a second P/E cycle threshold value, wherein the first P/E cycle threshold value is smaller than the second P/E cycle threshold value; dividing each of physical memory blocks into a first type memory block, a second type memory block or a third type memory block according to the first P/E cycle threshold value and the second P/E cycle threshold value; and, allocating each of the logic block addresses to the first type memory block, the second type memory block or the third type memory block according to the read and written frequency of corresponding logic block addresses.Type: GrantFiled: January 14, 2020Date of Patent: June 22, 2021Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Wei-Chen Wang, Ping-Hsien Lin, Tse-Yuan Wang, Yuan-Hao Chang, Tei-Wei Kuo
-
Patent number: 11010244Abstract: A memory data management method includes the following steps reading a plurality of data of a plurality of memory cells of a memory block; determining whether error bits of the data exceed an error correction code (ECC) threshold; if the error bits of the data exceed the ECC threshold, a programming process being executed to increase a first threshold voltage of a first state data of the data for exceeding a first threshold, to increase a second threshold voltage of a second state data of the data for exceeding a second threshold, and to increase a third threshold voltage of a third state data of the data for exceeding a third threshold.Type: GrantFiled: September 16, 2019Date of Patent: May 18, 2021Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Yung-Chun Li, Ping-Hsien Lin, Kun-Chi Chiang, Chien-Chung Ho
-
Publication number: 20210081140Abstract: The present disclosure provides a memory system, a method of operating memory, and a non-transitory computer readable storage medium. The memory system includes a memory chip and a controller. The controller is coupled with the memory chip, which the controller is configured to: receive a first data corresponding to a first version from a file system in order to store the first data corresponding to the first version in a first page of the flash memory chip; and program the first data corresponding to a second version in the first page in response to the first data of the second version, which the second version is newer than the first version.Type: ApplicationFiled: September 16, 2019Publication date: March 18, 2021Inventors: Ping-Hsien LIN, Wei-Chen WANG, Hsiang-Pang LI, Shu-Hsien LIAO, Che-Wei TSAO, Yuan-Hao CHANG, Tei-Wei KUO
-
Publication number: 20210081274Abstract: A memory data management method includes the following steps: reading a plurality of data of a plurality of memory cells of a memory block; determining whether error bits of the data exceed an error correction code (ECC) threshold; if the error bits of the data exceed the ECC threshold, a programming process being executed to enhance a first state data of the data for exceeding a first threshold, to enhance a second state data of the data for exceeding a second threshold, and to enhance a third state data of the data for exceeding a third threshold.Type: ApplicationFiled: September 16, 2019Publication date: March 18, 2021Inventors: Yung-Chun LI, Ping-Hsien LIN, Kun-Chi CHIANG, Chien-Chung HO
-
Patent number: 10824665Abstract: A system and method for improved navigation of available titles for a streaming media service is disclosed herein. After entering a discovery mode, a list of categories is presented to a user. Once a user selects a category, a list of criteria specific to the selected category is presented. After a user selects a criteria, a list of categories can be shown to the user, limited to those categories available after the criteria was selected. After a second category is selected, then a list of criteria, specific to the previously selected criteria and to the second category, is presented. Each time a user selects a new criteria, the number of titles available to a user is reduced. Such a process can be repeated, further limiting the number of titles shown to the user, until a user finally chooses a media file to view. Other embodiments are also disclosed herein.Type: GrantFiled: December 19, 2014Date of Patent: November 3, 2020Assignee: NBCUniversal Media, LLCInventors: Stefan Belavy, Amir-Pilo Al-Shreideh, Gajanan Lonkar, Ping-Hsien Lin, Vikas Deshpande, Gouri Deshpande
-
Publication number: 20200319803Abstract: A memory management method includes: performing a bloom filtering operation on a plurality of logic block addresses to determine a read and written frequency of each of the logic block addresses; setting a first program/erase (P/E) cycle threshold and a second P/E cycle threshold value, wherein the first P/E cycle threshold value is smaller than the second P/E cycle threshold value; dividing each of physical memory blocks into a first type memory block, a second type memory block or a third type memory block according to the first P/E cycle threshold value and the second P/E cycle threshold value; and, allocating each of the logic block addresses to the first type memory block, the second type memory block or the third type memory block according to the read and written frequency of corresponding logic block addresses.Type: ApplicationFiled: January 14, 2020Publication date: October 8, 2020Applicant: MACRONIX InternationalCo., Ltd.Inventors: Wei-Chen Wang, Ping-Hsien Lin, Tse-Yuan Wang, Yuan-Hao Chang, Tei-Wei Kuo
-
Patent number: 10748605Abstract: Provided is a programming method for a memory device including a memory array and a controller. The programming method including: controlling programming on a first page of a first word line by the controller; controlling programming on a first page of a second word line by the controller, the second word line being adjacent to the first word line; controlling for performing a first programming operation on a second page of the first word line by the controller; controlling programming on a first page of a third word line by the controller, the third word line being adjacent to the second word line; controlling for performing the first programming operation on a second page of the second word line by the controller; and controlling for performing a second programming operation on the second page of the first word line by the controller.Type: GrantFiled: August 8, 2018Date of Patent: August 18, 2020Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Yung-Chun Li, Ping-Hsien Lin
-
Patent number: 10642880Abstract: A system and method for improved video streaming is disclosed herein. After receiving a log-in request from a user, an embodiment can access the user's account information to find available media files for the user. An embodiment can then determine if any of the available media files for the user are partially viewed. The partially viewed media files are displayed to the user, including a title of the media file and a viewed time of each media file. Thereafter, a user can select one of the list of partially viewed media files. Playback of the media file begins at the viewed time of the selected media file. Other embodiments are also disclosed herein.Type: GrantFiled: December 19, 2014Date of Patent: May 5, 2020Assignee: VUDU, INC.Inventors: Gajanan Lonkar, Stefan Belavy, Ping-Hsien Lin, Vikas Deshpande, Gouri Deshpande, Sirisha Naga Lakshmi Yenigalla, Wendy Coquilla, Christine Park
-
Publication number: 20200051620Abstract: Provided is a programming method for a memory device including a memory array and a controller. The programming method including: controlling programming on a first page of a first word line by the controller; controlling programming on a first page of a second word line by the controller, the second word line being adjacent to the first word line; controlling for performing a first programming operation on a second page of the first word line by the controller; controlling programming on a first page of a third word line by the controller, the third word line being adjacent to the second word line; controlling for performing the first programming operation on a second page of the second word line by the controller; and controlling for performing a second programming operation on the second page of the first word line by the controller.Type: ApplicationFiled: August 8, 2018Publication date: February 13, 2020Inventors: Yung-Chun LI, Ping-Hsien LIN
-
Patent number: 10445008Abstract: A data management method for memory and a memory apparatus are provided. The memory includes a number of memory pages. Each of the memory pages includes multiple memory cells. Each of the memory cells includes a first bit and a second bit. Each of the memory cells has a first logical state, a second logical state, a third logical state, and a fourth logical state. The data management method for memory includes the following steps. A data update command corresponding to a logical address is received. The logical address corresponds to a physical address before receiving the data update command. A sanitizing voltage is applied to a first target memory cell of the memory cells in a target memory page of the memory pages located at the physical address. The logical state of the first target memory cell is changed.Type: GrantFiled: September 15, 2017Date of Patent: October 15, 2019Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Yung-Chun Li, Ping-Hsien Lin, Yu-Ming Chang
-
Publication number: 20190087110Abstract: A data management method for memory and a memory apparatus are provided. The memory includes a number of memory pages. Each of the memory pages includes multiple memory cells. Each of the memory cells includes a first bit and a second bit. Each of the memory cells has a first logical state, a second logical state, a third logical state, and a fourth logical state. The data management method for memory includes the following steps. A data update command corresponding to a logical address is received. The logical address corresponds to a physical address before receiving the data update command. A sanitizing voltage is applied to a first target memory cell of the memory cells in a target memory page of the memory pages located at the physical address. The logical state of the first target memory cell is changed.Type: ApplicationFiled: September 15, 2017Publication date: March 21, 2019Inventors: Yung-Chun Li, Ping-Hsien Lin, Yu-Ming Chang
-
Publication number: 20180293244Abstract: Some embodiments include a system.Type: ApplicationFiled: June 11, 2018Publication date: October 11, 2018Applicant: VUDU, Inc.Inventor: Ping-Hsien Lin
-
Patent number: 9996243Abstract: A system and method for scrolling through a media file is presented. Playback of a media file is initiated. An instruction is received an instruction to enter a navigation mode. A set of one or more thumbnails is displayed. Each of the set of one or more thumbnails represents a portion of the media file. An input is received from a user indicating a desire to view a portion of the media file represented by one of the set of one or more thumbnails on the display. Playback of the media file is resumed at the portion of the media file represented by one of the set of one or more thumbnails on the display. The input from the user indicating a desire to view a portion of the media file comprises using scroll gestures on the set of one or more thumbnails to display a desired portion of the media file. The input can be made using a touch-sensitive device. The touch-sensitive device can be a touchscreen display.Type: GrantFiled: June 23, 2015Date of Patent: June 12, 2018Assignee: VUDU, INC.Inventor: Ping-Hsien Lin
-
Patent number: 9760478Abstract: A read leveling method for a memory device is provided. The memory device includes a first memory block and at least a second memory block. The read leveling method includes the following steps. Determining whether a block read count of the first memory block is larger than or equal to a first threshold. Detecting a page read count of a page of the first memory block when the block read count of the first memory block is larger than or equal to the first threshold. Determine whether the block read count of the first memory block is larger than or equal to a second threshold. Move data of one of the page of the first memory block to a page of the second memory block when the block read count of the first memory block is larger than or equal to the second threshold.Type: GrantFiled: August 12, 2015Date of Patent: September 12, 2017Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Yu-Ming Chang, Tai-Chun Kuo, Wei-Chieh Huang, Ping-Hsien Lin, Tzu-Hsiang Su
-
Patent number: 9734912Abstract: A method to operate a single bit per cell memory comprises erasing a group of memory cells establishing a first logical value by setting threshold voltages in a first range of threshold voltages. First writing, after said erasing, includes programming first selected memory cells to establish a second logical value by setting threshold voltages in a second range of threshold voltages, and saving a sensing state parameter to indicate a first read voltage. Second writing, after said first writing, includes programming second selected memory cells to establish the second logical value by setting threshold voltages in a third range of threshold voltages, and saving the sensing state parameter to indicate a second read voltage. After a number of writings including said first writing and said second writing reaches a threshold number for writing the group of memory cells, the group of memory cells can be erased.Type: GrantFiled: July 12, 2016Date of Patent: August 15, 2017Assignee: Macronix International Co., Ltd.Inventors: Yung-Chun Li, Yu-Ming Chang, Ping-Hsien Lin, Hsiang-Pang Li
-
Publication number: 20170148526Abstract: A method to operate a single bit per cell memory comprises erasing a group of memory cells establishing a first logical value by setting threshold voltages in a first range of threshold voltages. First writing, after said erasing, includes programming first selected memory cells to establish a second logical value by setting threshold voltages in a second range of threshold voltages, and saving a sensing state parameter to indicate a first read voltage. Second writing, after said first writing, includes programming second selected memory cells to establish the second logical value by setting threshold voltages in a third range of threshold voltages, and saving the sensing state parameter to indicate a second read voltage. After a number of writings including said first writing and said second writing reaches a threshold number for writing the group of memory cells, the group of memory cells can be erased.Type: ApplicationFiled: July 12, 2016Publication date: May 25, 2017Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: YUNG-CHUN LI, YU-MING CHANG, PING-HSIEN LIN, HSIANG-PANG LI
-
Publication number: 20160378287Abstract: A system and method for scrolling through a media file is presented. Playback of a media file is initiated. An instruction is received an instruction to enter a navigation mode. A set of one or more thumbnails is displayed. Each of the set of one or more thumbnails represents a portion of the media file. An input is received from a user indicating a desire to view a portion of the media file represented by one of the set of one or more thumbnails on the display. Playback of the media file is resumed at the portion of the media file represented by one of the set of one or more thumbnails on the display. The input from the user indicating a desire to view a portion of the media file comprises using scroll gestures on the set of one or more thumbnails to display a desired portion of the media file. The input can be made using a touch-sensitive device. The touch-sensitive device can be a touchscreen display.Type: ApplicationFiled: June 23, 2015Publication date: December 29, 2016Applicant: Vudu, Inc.Inventor: Ping-Hsien Lin
-
Publication number: 20160155516Abstract: A read leveling method for a memory device is provided. The memory device includes a first memory block and at least a second memory block. The read leveling method includes the following steps. Determining whether a block read count of the first memory block is larger than or equal to a first threshold. Detecting a page read count of a page of the first memory block when the block read count of the first memory block is larger than or equal to the first threshold. Determine whether the block read count of the first memory block is larger than or equal to a second threshold. Move data of one of the page of the first memory block to a page of the second memory block when the block read count of the first memory block is larger than or equal to the second threshold.Type: ApplicationFiled: August 12, 2015Publication date: June 2, 2016Inventors: Yu-Ming Chang, Tai-Chun Kuo, Wei-Chieh Huang, Ping-Hsien Lin, Tzu-Hsiang Su