Patents by Inventor Ping-Lin Chen
Ping-Lin Chen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11968817Abstract: A semiconductor device includes a fin structure. A source/drain region is formed on the fin structure. A first gate structure is disposed over the fin structure. A source/drain contact is disposed over the source/drain region. The source/drain contact has a protruding segment that protrudes at least partially over the first gate structure. The source/drain contact electrically couples together the source/drain region and the first gate structure.Type: GrantFiled: February 28, 2022Date of Patent: April 23, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Jui-Lin Chen, Chao-Yuan Chang, Ping-Wei Wang, Fu-Kai Yang, Ting Fang, I-Wen Wu, Shih-Hao Lin
-
Patent number: 11043177Abstract: A shift register is disclosed herein. The shift register includes a pull down circuit, a supplementary circuit, an output control circuit, and an input circuit. The supplementary circuit is coupled to the pull down circuit at a first node and a second node and is configured to receive a touch signal. The output control circuit is coupled to the second node. The input circuit is coupled to the first node and is configured to transmit an input voltage to the first node and the second node according to an input signal. The supplementary circuit transmits a voltage value of the touch signal to the second node according to the input voltage and the touch signal, so as to maintain a voltage value of the second node.Type: GrantFiled: July 12, 2019Date of Patent: June 22, 2021Assignee: AU OPTRONICS CORPORATIONInventor: Ping-Lin Chen
-
Patent number: 10943525Abstract: A display device comprises a plurality of pixels and a plurality of multiplexers. Each of the plurality of multiplexers is coupled with N data lines, and configured to receive N?1 switching signals and a data signal. N is a positive integer larger than or equal to 3, and each of the N data lines is coupled with one column of pixels of the plurality of pixels. When any of the N?1 switching signals has an enabling voltage level, the multiplexer is disabled from transmitting the data signal to an N-th data line of the N data lines. When each of the N?1 switching signals has a disabling voltage level, the multiplexer transmits the data signal to the N-th data line.Type: GrantFiled: July 1, 2019Date of Patent: March 9, 2021Assignee: AU OPTRONICS CORPORATIONInventor: Ping-Lin Chen
-
Patent number: 10803835Abstract: A method for driving the multiplexer is disclosed herein. The method includes the following operations: in a first frame, a first control signal is configured to enable a partial of switch of a first multiplexer and a partial of switch of a second multiplexer; and in a second frame, a second control signal is configured to enable another partial of switch of the first multiplexer and another partial of switch of the second multiplexer.Type: GrantFiled: October 15, 2019Date of Patent: October 13, 2020Assignee: AU OPTRONICS CORPORATIONInventor: Ping-Lin Chen
-
Publication number: 20200265804Abstract: A method for driving the multiplexer is disclosed herein. The method includes the following operations: in a first frame, a first control signal is configured to enable a partial of switch of a first multiplexer and a partial of switch of a second multiplexer; and in a second frame, a second control signal is configured to enable another partial of switch of the first multiplexer and another partial of switch of the second multiplexer.Type: ApplicationFiled: October 15, 2019Publication date: August 20, 2020Inventor: Ping-Lin CHEN
-
Publication number: 20200226972Abstract: A display device comprises a plurality of pixels and a plurality of multiplexers. Each of the plurality of multiplexers is coupled with N data lines, and configured to receive N?1 switching signals and a data signal. N is a positive integer larger than or equal to 3, and each of the N data lines is coupled with one column of pixels of the plurality of pixels. When any of the N?1 switching signals has an enabling voltage level, the multiplexer is disabled from transmitting the data signal to an N-th data line of the N data lines. When each of the N?1 switching signals has a disabling voltage level, the multiplexer transmits the data signal to the N-th data line.Type: ApplicationFiled: July 1, 2019Publication date: July 16, 2020Inventor: Ping-Lin CHEN
-
Publication number: 20200219459Abstract: A shift register is disclosed herein. The shift register includes a pull down circuit, a supplementary circuit, an output control circuit, and an input circuit. The supplementary circuit is coupled to the pull down circuit at a first node and a second node and is configured to receive a touch signal. The output control circuit is coupled to the second node. The input circuit is coupled to the first node and is configured to transmit an input voltage to the first node and the second node according to an input signal. The supplementary circuit transmits a voltage value of the touch signal to the second node according to the input voltage and the touch signal, so as to maintain a voltage value of the second node.Type: ApplicationFiled: July 12, 2019Publication date: July 9, 2020Inventor: Ping-Lin CHEN
-
Patent number: 10636377Abstract: A multiplexer circuit and a display panel thereof are provided. The multiplexer circuit includes a first switch, a second switch, and a pull-down circuit. The first switch has a first terminal coupled to a first source line, a control terminal receiving a first switching signal, and a second terminal coupled to a source driver. The second switch has a first terminal coupled to a second source line, a control terminal receiving a second switching signal, and a second terminal coupled to the source driver. The pull-down circuit is coupled to the control terminal of the first switch and receives a system low voltage. The pull-down circuit transmits the system low voltage to the control terminal of the first switch during a rising edge of the second switching signal to turn off the first switch before the second switch is turned on.Type: GrantFiled: November 19, 2018Date of Patent: April 28, 2020Assignee: Au Optronics CorporationInventors: Shih-Ting Cheng, Ping-Lin Chen
-
Patent number: 10509520Abstract: A touch panel includes a first gate drive circuit, a first touch circuit, a second gate drive circuit, and a second touch circuit. The first touch circuit is connected to the first gate drive circuit and includes a first capacitor. The second touch circuit is connected to the second gate drive circuit and includes a second capacitor. The first capacitor and the second capacitor are connected in parallel.Type: GrantFiled: March 20, 2018Date of Patent: December 17, 2019Assignee: AU OPTRONICS CORPORATIONInventor: Ping-Lin Chen
-
Publication number: 20190156779Abstract: A multiplexer circuit and a display panel thereof are provided. The multiplexer circuit includes a first switch, a second switch, and a pull-down circuit. The first switch has a first terminal coupled to a first source line, a control terminal receiving a first switching signal, and a second terminal coupled to a source driver. The second switch has a first terminal coupled to a second source line, a control terminal receiving a second switching signal, and a second terminal coupled to the source driver. The pull-down circuit is coupled to the control terminal of the first switch and receives a system low voltage. The pull-down circuit transmits the system low voltage to the control terminal of the first switch during a rising edge of the second switching signal to turn off the first switch before the second switch is turned on.Type: ApplicationFiled: November 19, 2018Publication date: May 23, 2019Applicant: Au Optronics CorporationInventors: Shih-Ting Cheng, Ping-Lin Chen
-
Publication number: 20180299988Abstract: A touch panel includes a first gate drive circuit, a first touch circuit, a second gate drive circuit, and a second touch circuit. The first touch circuit is connected to the first gate drive circuit and includes a first capacitor. The second touch circuit is connected to the second gate drive circuit and includes a second capacitor. The first capacitor and the second capacitor are connected in parallel.Type: ApplicationFiled: March 20, 2018Publication date: October 18, 2018Inventor: Ping-Lin CHEN
-
Patent number: 9240399Abstract: An active device array substrate includes a substrate, a first gate driving circuit, a second gate driving circuit, active devices, scan line structures and data lines. The substrate has an active region, a first peripheral region and a second peripheral region. The first and the second gate driving circuits are respectively located at the first and the second peripheral regions. Active device are arranged in an array at the active region. Each scan line structure includes a first scan line, a second scan line and an auxiliary pattern. The first scan line having a first terminal end and the second scan line having a second end are connected to a same row of the active devices respectively. A gap is between the first terminal end and the second terminal end. The auxiliary pattern is disposed on the gap and overlaps the first terminal end and the second terminal end.Type: GrantFiled: July 24, 2014Date of Patent: January 19, 2016Assignee: Au Optronics CorporationInventor: Ping-Lin Chen
-
Publication number: 20150325564Abstract: An active device array substrate includes a substrate, a first gate driving circuit, a second gate driving circuit, active devices, scan line structures and data lines. The substrate has an active region, a first peripheral region and a second peripheral region. The first and the second gate driving circuits are respectively located at the first and the second peripheral regions. Active device are arranged in an array at the active region. Each scan line structure includes a first scan line, a second scan line and an auxiliary pattern. The first scan line having a first terminal end and the second scan line having a second end are connected to a same row of the active devices respectively. A gap is between the first terminal end and the second terminal end. The auxiliary pattern is disposed on the gap and overlaps the first terminal end and the second terminal end.Type: ApplicationFiled: July 24, 2014Publication date: November 12, 2015Inventor: Ping-Lin Chen
-
Patent number: 8248565Abstract: An active device array substrate includes a substrate, first scan lines, second scan lines, data lines, display units and a meshed common line. The first and second scan lines are alternately arranged on the substrate. Each of the display units is respectively located between two adjacent data lines and respectively includes a first pixel and a second pixel, wherein the first pixel is electrically connected to one of the first scan lines, the second pixel is electrically connected to one of the second scan lines, and the first and second pixels are respectively electrically connected to a different data line. In addition, the meshed common line includes ring-shaped patterns, wherein each ring-shaped pattern includes two semi-ring-shaped patterns connected to each other and respectively located at both sides of a single data line, and the two semi-ring-shaped patterns of a same ring-shaped pattern are respectively located under different display units.Type: GrantFiled: July 7, 2010Date of Patent: August 21, 2012Assignee: Au Optronics CorporationInventors: Ping-Lin Chen, Yi-Chang Chen
-
Publication number: 20120147069Abstract: A liquid crystal display and a method for driving a liquid crystal display panel thereof are provided. The method includes sequentially generating a plurality of first scan signals to first ends of a plurality of scan lines in the liquid crystal display panel; sequentially generating a plurality of second scan signals to second ends of the scan lines; and coordinating with the generation of each of the first scan signals or the generation of each of the second scan signals to correspondingly generate a plurality of data signals to a plurality of data lines in the liquid crystal display panel. The ith scan line and the (i+N)th scan line receive respectively the corresponding first scan signal and the corresponding second scan signal at the same time, where i is a positive integer and N is determined by a driving manner of the liquid crystal display panel.Type: ApplicationFiled: February 14, 2011Publication date: June 14, 2012Applicant: AU OPTRONICS CORPORATIONInventors: Ping-Lin Chen, Yi-Suei Liao
-
Publication number: 20110317803Abstract: An exemplary shift register circuit includes a plurality of shift registers for sequentially outputting a plurality of driving pulse signals. Among each M number of the shift registers for sequentially outputting M number of the driving pulse signals, the shift register for lastly outputting one of the M number of driving pulse signals is enabled, by (M?1) number of start pulse signals sequentially outputted from the remained (M?1) number of the shift registers, to generate the driving pulse signal. Herein, M is a positive integer greater than 2. Moreover, a circuit structure of a shift register also is provided.Type: ApplicationFiled: March 8, 2011Publication date: December 29, 2011Applicant: AU OPTRONICS CORP.Inventors: Chen-Lun CHIU, Yi-Suei Liao, Ping-Lin Chen, Kuan-Yu Chen
-
Publication number: 20110267572Abstract: An active device array substrate includes a substrate, first scan lines, second scan lines, data lines, display units and a meshed common line. The first and second scan lines are alternately arranged on the substrate. Each of the display units is respectively located between two adjacent data lines and respectively includes a first pixel and a second pixel, wherein the first pixel is electrically connected to one of the first scan lines, the second pixel is electrically connected to one of the second scan lines, and the first and second pixels are respectively electrically connected to a different data line. In addition, the meshed common line includes ring-shaped patterns, wherein each ring-shaped pattern includes two semi-ring-shaped patterns connected to each other and respectively located at both sides of a single data line, and the two semi-ring-shaped patterns of a same ring-shaped pattern are respectively located under different display units.Type: ApplicationFiled: July 7, 2010Publication date: November 3, 2011Applicant: AU OPTRONICS CORPORATIONInventors: Ping-Lin Chen, Yi-Chang Chen
-
Publication number: 20110057868Abstract: A liquid crystal display capable of switching the common voltage includes a display panel and a printed circuit board. The display panel includes a plurality of scan lines, a plurality of data lines, and a plurality of pixels. Each pixel includes a transistor, a storage capacitor, and a liquid crystal capacitor. The first ends of the storage capacitor and the liquid crystal capacitor are electrically connected to the transistor. The second end of the liquid crystal capacitor is electrically connected to a common voltage source. The printed circuit board includes a switcher for switching the second end of the storage capacitor electrically connecting to common voltage source, an analog voltage source, or a ground.Type: ApplicationFiled: October 21, 2009Publication date: March 10, 2011Inventors: Ping-Lin Chen, Hsiao-Chung Cheng