Abstract: The invention provides a voltage doubler switched capacitor circuit capable of detecting short circuit of flying capacitor and a detection method thereof. The voltage doubler switched capacitor circuit provides a way to connect the flying capacitor in parallel to the charging path, and calculate whether it is charged to a predetermined voltage in the designed charging time interval, and then it can effectively detect whether the flying capacitor is short-circuited.

Abstract: A first communication device capable of selecting a bandwidth, includes a receiving module, for receiving a wireless signal from a second communication device according to a first bandwidth; a measurement module, coupled to the receiving module, for measuring a communication quality of the wireless signal; and a processing module, coupled to the measurement module, for selecting a second bandwidth according to the first bandwidth and the communication quality; and a transmission module, coupled to the processing module, for transmitting information of the second bandwidth to the second communication device, for the second communication device to transmit the wireless signal to the fist communication device according to the second bandwidth.

Abstract: The invention provides a voltage doubler switched capacitor circuit capable of detecting short circuit of flying capacitor and a detection method thereof. The voltage doubler switched capacitor circuit provides a way to connect the flying capacitor in parallel to the charging path, and calculate whether it is charged to a predetermined voltage in the designed charging time interval, and then it can effectively detect whether the flying capacitor is short-circuited.

Abstract: Multichip package manufacturing process is disclosed to form external pins at one side or each side of die-bonding area of package carrier board and to bond first IC and second IC to die-bonding area in stack. First IC and second IC each comprise transistor layer with core circuits, plurality of metal layers, plurality of VIA layers and solder pad layer. During production of first IC, design of at least one metal layer, VIA layer and dummy pads can be modified according to change of design of second IC. After chip probing, die sawing and bonding, wire bonding, packaging and final test are performed to package the package carrier board, first IC and second IC into automotive multichip package, achieving purpose of first IC only need to modify at least one layer or more than one layer to cooperate with second IC design change to carry out multichip packaging process.

Abstract: A multi-chip package structure includes outer leads, a first chip and a second chip. The outer leads are disposed on four sides of a chip bonding area of a package carrier thereof, respectively. The first chip is fixed on the chip bonding area and includes a core and a seal ring. Input/output units, and first bonding pads are disposed, in an outward order, on the sides of the core. Each first bonding pad is electrically connected to a corresponding outer lead through a first wire. Dummy pads are disposed between the input/output units and the at least one side of the core. The second chip is stacked on the core and includes second bonding pads connected to the corresponding outer leads through second wires and dummy pads, so as to prevent from short circuit caused by soldering overlap and contact between the wires.

Abstract: A multi-chip package structure includes outer leads, a first chip and a second chip. The outer leads are disposed on a side of a chip bonding area of a package carrier thereof. The first chip is fixed on the chip bonding area and includes a core and a seal ring. Input/output units, and first bonding pads are disposed, in an outward order, on at a side of the core. Each first bonding pad is electrically connected to a corresponding outer lead through a first wire. Dummy pads are disposed between the input/output units and adjacent first bonding pads on the side of the core. The second chip is stacked on the core and includes second bonding pads connected to the corresponding outer leads through second wires and dummy pads, so as to prevent from short circuit caused by soldering overlap and contact between the wires.

Abstract: A multi-chip package structure includes outer leads, a first chip and a second chip. The outer leads are disposed on a side of a chip bonding area of a package carrier thereof. The first chip is fixed on the chip bonding area and includes a core and a seal ring. Input/output units, and first bonding pads are disposed, in an outward order, on at a side of the core. Each first bonding pad is electrically connected to a corresponding outer lead through a first wire. Dummy pads are disposed between the input/output units and adjacent first bonding pads on the side of the core. The second chip is stacked on the core and includes second bonding pads connected to the corresponding outer leads through second wires and dummy pads, so as to prevent from short circuit caused by soldering overlap and contact between the wires.

Abstract: A multi-chip package structure includes outer leads, a first chip and a second chip. The outer leads are disposed on four sides of a chip bonding area of a package carrier thereof, respectively. The first chip is fixed on the chip bonding area and includes a core and a seal ring. Input/output units, and first bonding pads are disposed, in an outward order, on the sides of the core. Each first bonding pad is electrically connected to a corresponding outer lead through a first wire. Dummy pads are disposed between the input/output units and the at least one side of the core. The second chip is stacked on the core and includes second bonding pads connected to the corresponding outer leads through second wires and dummy pads, so as to prevent from short circuit caused by soldering overlap and contact between the wires.

Abstract: Multichip package manufacturing process is disclosed to form external pins at one side or each side of die-bonding area of package carrier board and to bond first IC and second IC to die-bonding area in stack. First IC and second IC each comprise transistor layer with core circuits, plurality of metal layers, plurality of VIA layers and solder pad layer. During production of first IC, design of at least one metal layer, VIA layer and dummy pads can be modified according to change of design of second IC. After chip probing, die sawing and bonding, wire bonding, packaging and final test are performed to package the package carrier board, first IC and second IC into automotive multichip package, achieving purpose of first IC only need to modify at least one layer or more than one layer to cooperate with second IC design change to carry out multichip packaging process.

Abstract: An ESD protection device structure compatible with CMOS process is disclosed. In the ESD protection device structure, a power source I/O unit or a signal I/O unit of an I/O circuit is electrically connected to an electrostatic discharge clamp circuit including multiple low-voltage PMOS structure are formed in the P-type substrate and connected in series. Source and gate on low voltage N-type well of first low-voltage PMOS structure are electrically connected to a high-voltage power terminal pad through a first power line, or electrically connected to a signal transmission terminal pad through a signal transmission line, and drain of final low-voltage PMOS structure is electrically connected to a high voltage ground terminal pad through second power line. The ESD protection device structure using the serially-connected low-voltage PMOS structures only, can use the circuit layout area more efficiently and provide high ESD tolerance.

Abstract: An ESD protection circuit assembly for use in a CMOS manufacturing process is disclosed to include an I/O circuit including a power I/O unit and a signal I/O unit, and an electrostatic discharge clamp circuit connected to the power I/O unit and including a P-type substrate, a series of low voltage P-type structures arranged on the P-type substrate, a plurality of low voltage N-type wells formed on the P-type substrate corresponding to the low voltage P-type structures and a first P-type heavily doped area and a second P-type heavily doped area formed in each low voltage N-type well. By using a series of low voltage P-type structures to provide high ESD tolerance, the ESD protection circuit assembly can be more effectively utilized in the same circuit layout area.

Abstract: A circuit switch comprises a first circuit board, a second circuit board and a third circuit board which are intact and sequentially parallel to each other; and a dual ramp means, wherein a first end of the first circuit board and a first end of the third circuit board contacts with the two ramps of the dual ramp means, respectively, a first end of the second circuit board does not contact with the dual ramp means, the first end of the second circuit board comprises a circuit, a second point and a third point of the circuit contacts with and electrically couples to a first point of the first circuit board and a fourth point of the third circuit board, respectively.

Abstract: A multichannel touch controller includes a signal receiving circuit having N electrode pins electrically connected to touch screen for receiving respective sensing signals, switching circuit having N switch sets each consisting of first switch and second switch respectively connected in parallel to the N electrode pins, microcontroller, and processing unit having N analog front-end circuits and analog-to-digital converters with N analog front-end circuits respectively electrically connected to the first switches, the 2nd analog front-end circuit and the N+1 analog front-end circuits respectively electrically connected to the second switches and the analog-to-digital converters respectively electrically connecting the analog front-end circuits to the microcontroller (MCU) to constitute N+1 channels for processing sensing signals so that when one channel fails, the microcontroller switches off the respective first switch and switches on the respective second switch so as to skip the failed channel until switchi

Abstract: An ESD protection device structure compatible with CMOS process is disclosed. In the ESD protection device structure, a power source I/O unit or a signal I/O unit of an I/O circuit is electrically connected to an electrostatic discharge clamp circuit including multiple low-voltage PMOS structure are formed in the P-type substrate and connected in series. Source and gate on low voltage N-type well of first low-voltage PMOS structure are electrically connected to a high-voltage power terminal pad through a first power line, or electrically connected to a signal transmission terminal pad through a signal transmission line, and drain of final low-voltage PMOS structure is electrically connected to a high voltage ground terminal pad through second power line. The ESD protection device structure using the serially-connected low-voltage PMOS structures only, can use the circuit layout area more efficiently and provide high ESD tolerance.

Abstract: An ESD protection circuit assembly for use in a CMOS manufacturing process is disclosed to include an I/O circuit including a power I/O unit and a signal I/O unit, and an electrostatic discharge clamp circuit connected to the power I/O unit and including a P-type substrate, a series of low voltage P-type structures arranged on the P-type substrate, a plurality of low voltage N-type wells formed on the P-type substrate corresponding to the low voltage P-type structures and a first P-type heavily doped area and a second P-type heavily doped area formed in each low voltage N-type well. By using a series of low voltage P-type structures to provide high ESD tolerance, the ESD protection circuit assembly can be more effectively utilized in the same circuit layout area.

Abstract: The present invention provides a recording method of touch information timing. The method comprises receiving a first touch point information, determining whether the first touch point is the beginning point of a trace; and recording a first timing with respect to the receiving of the first touch point information if the first touch point is the beginning point of the trace.

Abstract: A touch screen controller includes a driving circuit adapted for transmitting a high working voltage signal to the touch screen for enabling the touch screen to couple the high working voltage signal and to further generate a low working voltage signal, and a sensing circuit adapted for receiving the low working voltage signal from the touch screen for matching with the high working voltage signal to determine the variation in signal voltage between the high working voltage signal and the low working voltage signal and to further recognize a touch on the touch screen. The voltage level of the high working voltage signal provided by the driving circuit is five times over the voltage level of the low working voltage signal so that the sensing circuit can get the best signal-to-noise ratio, achieving optimal performance in touch control recognition.

Abstract: A multichannel touch controller includes a signal receiving circuit having N electrode pins electrically connected to touch screen for receiving respective sensing signals, switching circuit having N switch sets each consisting of first switch and second switch respectively connected in parallel to the N electrode pins, microcontroller, and processing unit having N analog front-end circuits and analog-to-digital converters with N analog front-end circuits respectively electrically connected to the first switches, the 2nd analog front-end circuit and the N+1 analog front-end circuits respectively electrically connected to the second switches and the analog-to-digital converters respectively electrically connecting the analog front-end circuits to the microcontroller (MCU) to constitute N+1 channels for processing sensing signals so that when one channel fails, the microcontroller switches off the respective first switch and switches on the respective second switch so as to skip the failed channel until switchi

Abstract: A circuit switch comprises a first circuit board, a second circuit board and a third circuit board which are intact and sequentially parallel to each other; and a dual ramp means, wherein a first end of the first circuit board and a first end of the third circuit board contacts with the two ramps of the dual ramp means, respectively, a first end of the second circuit board does not contact with the dual ramp means, the first end of the second circuit board comprises a circuit, a second point and a third point of the circuit contacts with and electrically couples to a first point of the first circuit board and a fourth point of the third circuit board, respectively.

Abstract: A signal transmit (TX) channel integrated with electrostatic discharge (ESD) protection includes a transmit switch having a first end coupled to receive a transmit signal, and being controlled by an associated scanning signal such that the transmit switch is closed to pass the transmit signal at a specific time; and an ESD protection circuit having a first input end electrically coupled to a second end of the transmit switch and a second input end coupled to receive the associated scanning signal.