Patents by Inventor Po-Wen Chiu
Po-Wen Chiu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 12147071Abstract: An electronic device includes a housing that at least partially defines an exterior surface and an internal volume. The electronic device also includes a display assembly that is at least partially disposed in the internal volume. The display assembly includes a light guide including a transparent plate and a light source positioned at an end of the transparent plate. A light-blocking component is affixed to the housing and at least partially covers a portion of the transparent plate. A translucent portion extends from the light-blocking component and overlaps the transparent plate.Type: GrantFiled: January 12, 2024Date of Patent: November 19, 2024Assignee: APPLE INC.Inventors: Michael E. Leclerc, Chi Xu, Po-Wen Chiu
-
Publication number: 20240313080Abstract: A two-dimensional semiconductor device and an electrode used therein are provided. The material of the contact electrode is a semi-metal alloy, and the semi-metal alloy is composed of several semi-metal elements or at least one semi-metal element and an alloy material thereof. The two-dimensional semiconductor device includes a substrate, a two-dimensional semiconductor material layer formed on the substrate, and electrodes formed on the two-dimensional semiconductor material layer. The electrodes include the contact electrode and the metal electrode, and the contact electrode is between the metal electrode and the two-dimensional semiconductor material layer, so that the semi-metal alloy forms a space gap slightly smaller than a Van der Waals distance on top of the two-dimensional semiconductor to ensure the stability of the structure while preventing/minimizing the coupling of outer orbital electrons between the two-dimensional semiconductor and the electrode.Type: ApplicationFiled: June 13, 2023Publication date: September 19, 2024Applicant: National Tsing Hua UniversityInventors: Po-Wen Chiu, SunZen Chen, ChiChun Cheng
-
Publication number: 20240111210Abstract: A method of manufacturing a semiconductor device includes the following steps. A photoresist layer is formed over a material layer on a substrate. The photoresist layer has a composition including a solvent and a first photo-active compound dissolved in the solvent. The first photo-active compound is represented by the following formula (A1) or formula (A2): Zr12O8(OH)14(RCO2)18 ??Formula (A1); or Hf6O4(OH)6(RCO2)10 ??Formula (A2). R in the formula (A1) and R in the formula (A2) each include one of the following formulae (1) to (6): The photoresist layer is patterned. The material layer is etched using the photoresist layer as an etch mask.Type: ApplicationFiled: May 9, 2023Publication date: April 4, 2024Applicants: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD., NATIONAL TSING HUA UNIVERSITYInventors: Jui-Hsiung LIU, Pin-Chia LIAO, Ting-An LIN, Ting-An SHIH, Yu-Fang TSENG, Burn Jeng LIN, Tsai-Sheng GAU, Po-Hsiung CHEN, Po-Wen CHIU
-
Publication number: 20240112912Abstract: A method of manufacturing a semiconductor device includes the following steps. A photoresist layer is formed over a material layer on a substrate. The photoresist layer has a composition including a solvent and a first photo-active compound dissolved in the solvent. The first photo-active compound is represented by the following formula (Al) or formula (A2): Zr12O8(OH)14(RCO2)18??Formula (A1); or Hf6O4(OH)6(RCO2)10??Formula (A2). R in the formula (A1) and R in the formula (A2) each include one of the following formulae (1) to (6): The photoresist layer is patterned. The material layer is etched using the photoresist layer as an etch mask.Type: ApplicationFiled: July 28, 2023Publication date: April 4, 2024Applicants: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD., NATIONAL TSING HUA UNIVERSITYInventors: Jui-Hsiung LIU, Yu-Fang TSENG, Pin-Chia LIAO, Burn Jeng LIN, Tsai-Sheng GAU, Po-Hsiung CHEN, Po-Wen CHIU
-
Patent number: 11906775Abstract: An electronic device includes a housing that at least partially defines an exterior surface and an internal volume. The electronic device also includes a display assembly that is at least partially disposed in the internal volume. The display assembly includes a light guide including a transparent plate and a light source positioned at an end of the transparent plate. A light-blocking component is affixed to the housing and at least partially covers a portion of the transparent plate. A translucent portion extends from the light-blocking component and overlaps the transparent plate.Type: GrantFiled: March 4, 2022Date of Patent: February 20, 2024Assignee: APPLE INC.Inventors: Michael E. Leclerc, Chi Xu, Po-Wen Chiu
-
Publication number: 20230369478Abstract: A two-dimensional semiconductor is configured for contacting two metals and includes a first semiconductor layer and a plurality of second semiconductor layers. The first semiconductor layer includes a channel region and two metal contacting regions. The two metal contacting regions are connected to two sides of the channel region, respectively. A plurality of heterojunctions having type-II band alignment are formed by the second semiconductor layers and the two metal contacting regions of the first semiconductor layer, respectively, and the heterojunctions are arranged and spaced away from each other.Type: ApplicationFiled: October 24, 2022Publication date: November 16, 2023Inventors: Po-Wen CHIU, Chao-Hui YEH
-
Publication number: 20230343579Abstract: A semiconductor device includes a substrate, a bottom sublayer having a monoatomic layer thickness, disposed on the substrate, located at a bottom of the device, and extending in a horizontal direction, a metal sublayer having a monoatomic layer thickness, overlaying the bottom sublayer in the horizontal direction and electrically connected to the bottom sublayer, a top sublayer having a monoatomic layer thickness, disposed in the horizontal direction and electrically connected to the metal sublayer, and a contact metal layer disposed above the metal sublayer. A top surface of the contact metal layer is higher than a top surface of the top sublayer. Bottom layer contact metal atoms of the contact metal layer directly form corresponding bonds with a metal atom surface of the metal sublayer exposed after a portion of the top sublayer is stripped. Original corresponding bonds are maintained between the metal sublayer and the bottom sublayer.Type: ApplicationFiled: June 8, 2022Publication date: October 26, 2023Applicant: National Tsing Hua UniversityInventors: Po-Wen Chiu, Chao-Hui Yeh
-
Publication number: 20220342144Abstract: An electronic device includes a housing that at least partially defines an exterior surface and an internal volume. The electronic device also includes a display assembly that is at least partially disposed in the internal volume. The display assembly includes a light guide including a transparent plate and a light source positioned at an end of the transparent plate. A light-blocking component is affixed to the housing and at least partially covers a portion of the transparent plate. A translucent portion extends from the light-blocking component and overlaps the transparent plate.Type: ApplicationFiled: March 4, 2022Publication date: October 27, 2022Inventors: Michael E. Leclerc, Chi Xu, Po-Wen Chiu
-
Patent number: 10854708Abstract: A capacitor includes a first graphene structure having a first plurality of graphene layers. The capacitor further includes a dielectric layer over the first graphene structure. The capacitor further includes a second graphene structure over the dielectric layer, wherein the second graphene structure has a second plurality of graphene layers.Type: GrantFiled: November 13, 2019Date of Patent: December 1, 2020Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chewn-Pu Jou, Chih-Hsin Ko, Po-Wen Chiu, Chao-Ching Cheng, Chun-Chieh Lu, Chi-Feng Huang, Huan-Neng Chen, Fu-Lung Hsueh, Clement Hsingjen Wann
-
Patent number: 10705638Abstract: A computing device is disclosed. The computing device may include a display, a processor in communication with the display and an enclosure connected to the display. The computing device may also include an input/output (I/O) device in communication with the processor. The I/O device may also be connected to the enclosure. Additionally, the I/O device may include a modifiable display that may substantially match the appearance of the enclosure.Type: GrantFiled: October 24, 2018Date of Patent: July 7, 2020Assignee: APPLE INC.Inventors: Chris Ligtenberg, Euan S. Abraham, Jun Qi, Paul S. Drzaic, Po-Wen Chiu, Ron Hopkinson, Michelle Goldberg, Victor H. Yin, Bartley K. Andre, Mikael Silvanto, Erin Turullols
-
Publication number: 20200083318Abstract: A capacitor includes a first graphene structure having a first plurality of graphene layers. The capacitor further includes a dielectric layer over the first graphene structure. The capacitor further includes a second graphene structure over the dielectric layer, wherein the second graphene structure has a second plurality of graphene layers.Type: ApplicationFiled: November 13, 2019Publication date: March 12, 2020Inventors: Chewn-Pu Jou, Chih-Hsin Ko, Po-Wen Chiu, Chao-Ching Cheng, Chun-Chieh Lu, Chi-Feng Huang, Huan-Neng Chen, Fu-Lung Hsueh, Clement Hsingjen Wann
-
Patent number: 10522361Abstract: An atomic layer deposition method is provided. The atomic layer deposition method includes the following steps. A substrate is placed in a reaction chamber. At least one deposition cycle is performed to deposit a metal film on the substrate. The at least one deposition cycle includes the following steps. A metal precursor is introduced in the reaction chamber. A hydrogen plasma is introduced to be reacted with the metal precursor adsorbed on the substrate to form the metal film. An annealing process is performed on the metal film. The at least one deposition cycle is performed in a hydrogen atmosphere under UV light irradiation.Type: GrantFiled: August 21, 2018Date of Patent: December 31, 2019Assignee: National Tsing Hua UniversityInventors: Zheng-Yong Liang, Chao-Hui Yeh, Jui-Hsiung Liu, Po-Wen Chiu
-
Patent number: 10510827Abstract: A capacitor includes a first graphene structure having a first plurality of graphene layers. The capacitor further includes a dielectric layer over the first graphene structure. The capacitor further includes a second graphene structure over the dielectric layer, wherein the second graphene structure has a second plurality of graphene layers.Type: GrantFiled: August 10, 2018Date of Patent: December 17, 2019Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chewn-Pu Jou, Chih-Hsin Ko, Po-Wen Chiu, Chao-Ching Cheng, Chun-Chieh Lu, Chi-Feng Huang, Huan-Neng Chen, Fu-Lung Hsueh, Clement Hsingjen Wann
-
Publication number: 20190362979Abstract: An atomic layer deposition method is provided. The atomic layer deposition method includes the following steps. A substrate is placed in a reaction chamber. At least one deposition cycle is performed to deposit a metal film on the substrate. The at least one deposition cycle includes the following steps. A metal precursor is introduced in the reaction chamber. A hydrogen plasma is introduced to be reacted with the metal precursor adsorbed on the substrate to form the metal film. An annealing process is performed on the metal film. The at least one deposition cycle is performed in a hydrogen atmosphere under UV light irradiation.Type: ApplicationFiled: August 21, 2018Publication date: November 28, 2019Applicant: National Tsing Hua UniversityInventors: Zheng-Yong Liang, Chao-Hui Yeh, Jui-Hsiung Liu, Po-Wen Chiu
-
Publication number: 20190056832Abstract: A computing device is disclosed. The computing device may include a display, a processor in communication with the display and an enclosure connected to the display. The computing device may also include an input/output (I/O) device in communication with the processor. The I/O device may also be connected to the enclosure. Additionally, the I/O device may include a modifiable display that may substantially match the appearance of the enclosure.Type: ApplicationFiled: October 24, 2018Publication date: February 21, 2019Inventors: Chris Ligtenberg, Euan S. Abraham, Jun Qi, Paul S. Drzaic, Po-Wen Chiu, Ron Hopkinson, Michelle Goldberg, Victor H. Yin, Bartley K. Andre, Mikael Silvanto, Erin Turullols
-
Publication number: 20180350898Abstract: A capacitor includes a first graphene structure having a first plurality of graphene layers. The capacitor further includes a dielectric layer over the first graphene structure. The capacitor further includes a second graphene structure over the dielectric layer, wherein the second graphene structure has a second plurality of graphene layers.Type: ApplicationFiled: August 10, 2018Publication date: December 6, 2018Inventors: Chewn-Pu Jou, Chih-Hsin Ko, Po-Wen Chiu, Chao-Ching Cheng, Chun-Chieh Lu, Chi-Feng Huang, Huan-Neng Chen, Fu-Lung Hsueh, Clement Hsingjen Wann
-
Patent number: 10114489Abstract: A computing device is disclosed. The computing device may include a display, a processor in communication with the display and an enclosure connected to the display. The computing device may also include an input/output (I/O) device in communication with the processor. The I/O device may also be connected to the enclosure. Additionally, the I/O device may include a modifiable display that may substantially match the appearance of the enclosure.Type: GrantFiled: September 11, 2016Date of Patent: October 30, 2018Assignee: APPLE INC.Inventors: Chris Ligtenberg, Euan S. Abraham, Jun Qi, Paul S. Drzaic, Po-Wen Chiu, Ron Hopkinson, Michelle Goldberg, Victor H. Yin, Bartley K. Andre, Mikael Silvanto, Erin Turullols
-
Patent number: 10060029Abstract: In some aspects, a method for manufacturing graphene applied to grow graphene layers on an insulated surface of a work piece, includes: preparing a work piece; preparing a catalyst having a gasiform transition metal element; preparing a carbon feedstock; preparing hydrogen; mixing the carbon feedstock, the hydrogen and the catalyst over the work piece, the flow rate of the catalyst is between 4 sccm and 1,200 sccm; and warming the carbon feedstock, the hydrogen and the catalyst to the temperature between 200 degrees and 1,200 degrees centigrade, and maintaining the pressure inside the chamber between 1 mTorr and 800 Torr to make the catalyst source react with the carbon feedstock and the hydrogen so as to catalyze the decomposition of carbon feedstock to generate a plurality of carbon atoms, and the plurality of carbon atoms form the graphene layers directly on the insulated substrates of the work piece.Type: GrantFiled: September 22, 2015Date of Patent: August 28, 2018Assignee: National Tsing Hua UniversityInventors: Po-Yuan Teng, Po-Wen Chiu, Chun-Chieh Lu
-
Patent number: 10050104Abstract: A capacitor includes a first graphene structure having a first plurality of graphene layers. The capacitor further includes a dielectric layer over the first graphene structure. The capacitor further includes a second graphene structure over the dielectric layer, wherein the second graphene structure has a second plurality of graphene layers.Type: GrantFiled: August 20, 2014Date of Patent: August 14, 2018Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chewn-Pu Jou, Chih-Hsin Ko, Po-Wen Chiu, Chao-Ching Cheng, Chun-Chieh Lu, Chi-Feng Huang, Huan-Neng Chen, Fu-Lung Hsueh, Clement Hsingjen Wann
-
Patent number: 9927895Abstract: A computing device is disclosed. The computing device may include a display, a processor in communication with the display and an enclosure connected to the display. The computing device may also include an input/output (I/O) device in communication with the processor. The I/O device may also be connected to the enclosure. Additionally, the I/O device may include a modifiable display that may substantially match the appearance of the enclosure.Type: GrantFiled: February 6, 2014Date of Patent: March 27, 2018Assignee: APPLE INC.Inventors: Chris Ligtenberg, Euan S. Abraham, Jun Qi, Paul S. Drzaic, Po-Wen Chiu, Ron Hopkinson, Michelle Goldberg, Victor H. Yin, Bartley K. Andre, Mikael Silvanto, Erin Turullols