Patents by Inventor POH CHENG ANG
POH CHENG ANG has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20210195734Abstract: An integrated circuit substrate (100) including a conductive trace layer (102) formed by one or more conductive traces that are deposited on a partially or completely removable carrier (101), a stud conductive trace layer (103) formed by one or more stud traces that are disposed on at least one conductive trace of the conductive trace layer (102), in which each stacked conductive trace and stud trace forms an electronic conductive trace, and all electronic conductive traces positioned at the same level is defined as for forming an electronic conductive layer; a dielectric layer (104) occupying spaces within the stud conductive trace layer (103) and conductive trace layer (102), and at least one recess (105) formed at the electronic conductive trace of at least one electronic conductive layer, or between two electronic conductive traces of at least one electronic conductive layer, wherein each recess (105) exposes at least a portion of the conductive trace layer (102), stud conductive trace layer (103), dielecType: ApplicationFiled: December 11, 2020Publication date: June 24, 2021Applicant: QDOS Flexcircuits Sdn BhdInventors: Poh Cheng Ang, Chee Can Lee, Shin Hung Hwang
-
Patent number: 10553475Abstract: An integrated circuit packaging is described, including a plurality of electrical circuits developed using a first patterned conductive layer on a base, wherein an electrical circuit is formed by using a masking material, and an interconnection is developed between the electrical circuits, where the interconnection is disposed on at least one side of the first patterned conductive layer and masking material, in which the interconnection is enclosed with a second masking material to form the integrated circuit packaging.Type: GrantFiled: March 31, 2017Date of Patent: February 4, 2020Assignee: QDOS Flexcircuits Sdn BhdInventors: Zalina Binti Abdullah, Roslan Bin Ahmad, Poh Cheng Ang, Poh Choon Whong, Hai San Tew, Shin Hung Hwang, Chee Can Lee, Tiyagarajan S/O Arumugham
-
Patent number: 10461004Abstract: An integrated circuit substrate and its method of production are described. The integrated circuit substrate comprises at least an internal conductive trace layer formed by one or more internal conductive traces that is deposited on a partially or completely removable carrier; and a dielectric layer encapsulating the internal conductive trace layer through a lamination process or a printing process. The top surface of the topmost internal conductive trace layer and bottom surface of the bottommost internal conductive trace layer are exposed and not covered by the dielectric layer. External conductive trace layer can also be deposited outside of the dielectric layer. The internal conductive trace layers are deposited through plating or printing of an electronically conductive material, whereas the external conductive trace layer is deposited through electroless and electroplating, or printing of the electronically conductive layer.Type: GrantFiled: November 30, 2017Date of Patent: October 29, 2019Assignee: QDOS FLEXCIRCUITS SDN BHDInventors: Zalina Binti Abdullah, Roslan Bin Ahmad, Poh Cheng Ang, Poh Choon Whong, Hai San Tew, Shin Hung Hwang, Chee Can Lee, Tiyagarajan S/O Arumugham
-
Patent number: 10424492Abstract: The present invention relates to an integrated circuit packaging, comprising: a plurality of electrical circuits using a first patterned conductive layer (103) formed by using a masking material (102); a second patterned conductive layer (105) having disposed on at least one side of the first patterned conductive layer (103); and a first dielectric layer (106) made from a laminating means, wherein the first patterned conductive layer (103) and the second patterned conductive layer (105) are disposed within the first dielectric layer (106), such that at least one side of the first dielectric layer (106) are located at the same plane with the first patterned conductive layer (103).Type: GrantFiled: September 2, 2015Date of Patent: September 24, 2019Assignee: Twisden Ltd.Inventors: Loke Chew Low, Poh Cheng Ang, Linhui Yuan
-
Patent number: 10190218Abstract: An integrated circuit substrate, and method of production, includes an internal patterned mask layer defined by multiple mask units that are spaced apart by gaps on a partially or completely removable carrier, and an internal conductive trace layer formed by one or more internal conductive traces that are deposited into the gaps of each internal patterned mask layer such that each gap is occupied with an internal conductive trace. The internal patterned mask layer is made of a photoimageable dielectric material that is retained in the integrated circuit substrate. Other embodiments include the formation of permanent or removable external patterned mask layer and external conductive trace layer on the topmost and optionally the bottommost internal patterned mask layer and internal conductive trace layer. The substrate can also include an insulating layer to partially or completely encapsulate the external conductive trace layer upon removal of the external patterned mask layer.Type: GrantFiled: January 24, 2018Date of Patent: January 29, 2019Assignee: TWISDEN LTD.Inventors: Loke Chew Low, Linhui Yuan, Poh Cheng Ang
-
Publication number: 20190006239Abstract: An integrated circuit package and manufacturing method thereof are described. The integrated circuit package includes pin up conductive plating to form an interconnect, where an opening on a patterned fifth layer photo-resist material located at bottom portion of a base developed for etching selectively the base to form at least an internal opening and at least a positioning opening, wherein the internal opening corresponds with an inside area of a first patterned conductive layer, and the positioning opening corresponds with an outside area of the first patterned conductive layer.Type: ApplicationFiled: August 14, 2018Publication date: January 3, 2019Inventors: Zalina Binti Abdullah, Roslan Bin Ahmad, Poh Cheng Ang, Poh Choon Whong, Hai San Tew, Shin Hung Hwang, Chee Can Lee, Tiyagarajan S/O Arumugham
-
Patent number: 10049935Abstract: An integrated circuit package and manufacturing method thereof are described. The integrated circuit package includes pin up conductive plating to form an interconnect, where an opening on a patterned fifth layer photo-resist material located at bottom portion of a base developed for etching selectively the base to form at least an internal opening and at least a positioning opening, wherein the internal opening corresponds with an inside area of a first patterned conductive layer, and the positioning opening corresponds with an outside area of the first patterned conductive layer.Type: GrantFiled: March 31, 2017Date of Patent: August 14, 2018Assignee: QDOS FLEXCIRCUITS SDN BHDInventors: Zalina Binti Abdullah, Roslan Bin Ahmad, Poh Cheng Ang, Poh Choon Whong, Hai San Tew, Shin Hung Hwang, Chee Can Lee, Tiyagarajan S/O Arumugham
-
Publication number: 20180209046Abstract: An integrated circuit substrate, and method of production, includes an internal patterned mask layer defined by multiple mask units that are spaced apart by gaps on a partially or completely removable carrier, and an internal conductive trace layer formed by one or more internal conductive traces that are deposited into the gaps of each internal patterned mask layer such that each gap is occupied with an internal conductive trace. The internal patterned mask layer is made of a photoimageable dielectric material that is retained in the integrated circuit substrate. Other embodiments include the formation of permanent or removable external patterned mask layer and external conductive trace layer on the topmost and optionally the bottommost internal patterned mask layer and internal conductive trace layer. The substrate can also include an insulating layer to partially or completely encapsulate the external conductive trace layer upon removal of the external patterned mask layer.Type: ApplicationFiled: January 24, 2018Publication date: July 26, 2018Applicant: Twisden Ltd.Inventors: Loke Chew Low, Linhui Yuan, Poh Cheng Ang
-
Publication number: 20180197754Abstract: The present invention relates to an integrated circuit packaging, comprising: a plurality of electrical circuits using a first patterned conductive layer (103) formed by using a masking material (102); a second patterned conductive layer (105) having disposed on at least one side of the first patterned conductive layer (103); and a first dielectric layer (106) made from a laminating means, wherein the first patterned conductive layer (103) and the second patterned conductive layer (105) are disposed within the first dielectric layer (106), such that at least one side of the first dielectric layer (106) are located at the same plane with the first patterned conductive layer (103),Type: ApplicationFiled: September 2, 2015Publication date: July 12, 2018Inventors: Loke Chew Low, Poh Cheng Ang, Linhui Yuan
-
Publication number: 20180151462Abstract: An integrated circuit substrate and its method of production are described. The integrated circuit substrate comprises at least an internal conductive trace layer formed by one or more internal conductive traces that is deposited on a partially or completely removable carrier; and a dielectric layer encapsulating the internal conductive trace layer through a lamination process or a printing process. The top surface of the topmost internal conductive trace layer and bottom surface of the bottommost internal conductive trace layer are exposed and not covered by the dielectric layer. External conductive trace layer can also be deposited outside of the dielectric layer. The internal conductive trace layers are deposited through plating or printing of an electronically conductive material, whereas the external conductive trace layer is deposited through electroless and electroplating, or printing of the electronically conductive layer.Type: ApplicationFiled: November 30, 2017Publication date: May 31, 2018Inventors: ZALINA BINTI ABDULLAH, ROSLAN BIN AHMAD, POH CHENG ANG, POH CHOON WHONG, HAI SAN TEW, SHIN HUNG HWANG, CHEE CAN LEE, TIYAGARAJAN S/O ARUMUGHAM