Patents by Inventor Prasad Bhosale
Prasad Bhosale has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11901224Abstract: Metal interconnect structures are reworked to address possible voids or other defects. Etching of initially deposited interconnect metal to open voids is followed by reflow to accumulate interconnect metal at the bottoms of trenches. Additional interconnect metal is deposited over the initially deposited interconnect metal by electroplating and/or electroless plating. Additional diffusion barrier material may be deposited and patterned prior to deposition of the additional interconnect material.Type: GrantFiled: April 24, 2020Date of Patent: February 13, 2024Assignee: International Business Machines CorporationInventors: Prasad Bhosale, Terry A. Spooner, Chih-Chao Yang, Lawrence A. Clevenger
-
Patent number: 11800817Abstract: A method for forming a phase-change memory cell includes depositing a metal layer over a wafer such that the metal layer covers connection structures of the wafer. The method further includes removing a portion of the metal layer such that the connection structures of the wafer remain covered by a remaining portion of the metal layer. The method further includes forming a phase-change memory stack on a stack area of the remaining portion of the metal layer. The method further includes removing the remaining portion of the metal layer except in the stack area.Type: GrantFiled: June 21, 2021Date of Patent: October 24, 2023Assignee: International Business Machines CorporationInventors: Injo Ok, Nicole Saulnier, Kevin W. Brew, Steven Michael McDermott, Lawrence A. Clevenger, Hari Prasad Amanapu, Adra Carr, Prasad Bhosale
-
Publication number: 20230238323Abstract: Interconnect structures including signal lines, power lines and ground lines are configured for improvements in routing and scaling. Vertical stacking of the relatively wide power and ground lines allows for additional signal tracks in the same footprint of a standard cell or other electronic device. Alternatively, vertical stacking of the signal lines allows an increased number of signal tracks. Such interconnect structures are formed during back-end-of-line processing using subtractive or damascene interconnect integration techniques.Type: ApplicationFiled: January 26, 2022Publication date: July 27, 2023Inventors: Christopher J. Penny, Nicholas Anthony Lanzillo, Albert Chu, Ruilong Xie, Lawrence A. Clevenger, DANIEL JAMES DECHENE, Eric Miller, PRASAD BHOSALE
-
Publication number: 20230200270Abstract: A method, phase change memory array, and system for controlling heater height variation in phase change memories using a multi-step selective stop method. The method may include depositing a first dielectric layer. The method may also include depositing a second dielectric layer proximately connected to the first dielectric layer, where the second dielectric layer is different than the first dielectric layer. The method may also include depositing a heating material. The method may also include performing a first selective stop to remove excess heating material above the second dielectric layer. The method may also include performing a second selective stop to remove the second dielectric layer.Type: ApplicationFiled: December 20, 2021Publication date: June 22, 2023Inventors: Prasad Bhosale, Kangguo Cheng, Takashi Ando
-
Publication number: 20230187531Abstract: A semiconductor device includes a first gate stack disposed over an active region and a second gate stack disposed over a shallow trench isolation (STI) region such that the first gate stack is taller than the second gate stack. The second gate stack includes a plurality of gates formed over a non-active region. The nanosheet stacks in the active region include first inner spacers and second inner spacers. The first inner spacers are vertically aligned with the second inner spacers. Further, the first inner spacers directly contact lower sidewalls of a source/drain epitaxial region to isolate the second gate stack from the STI region.Type: ApplicationFiled: December 15, 2021Publication date: June 15, 2023Inventors: Ruilong Xie, Julien Frougier, Nicolas Loubet, Lawrence A. Clevenger, PRASAD BHOSALE
-
Publication number: 20230187342Abstract: A method of forming a fully-aligned via (FAV) structure is provided. The method includes arranging conductive material adjacent to a dielectric pad and chemically deactivating a surface of the conductive material by forming a dopant-free surface-aligned monolayer (SAM) thereon. Dielectric material is deposited onto the dielectric pad aside the dopant-free SAM and the dopant-free SAM is removed from the surface of the conductive material.Type: ApplicationFiled: December 10, 2021Publication date: June 15, 2023Inventors: Nicholas Anthony Lanzillo, PRASAD BHOSALE, Alexander Edward Hess, SON NGUYEN, Rudy J. Wojtecki
-
Publication number: 20230178370Abstract: Embodiments of the invention provide self-assembled monolayers (SAM) formulations and cleaning to promote quick depositions. A hydrogen-based plasma clean is performed on a structure, the structure including a metal layer and a dielectric layer. A self-assembled monolayers (SAM) solution is dispensed on the structure, the SAM solution including SAMs and a solvent, the SAMs being configured to assemble on the metal layer. The structure is rinsed with a rinse solution including the solvent.Type: ApplicationFiled: December 6, 2021Publication date: June 8, 2023Inventors: Rudy J. Wojtecki, Nicholas Anthony Lanzillo, PRASAD BHOSALE, SON NGUYEN
-
Publication number: 20230178474Abstract: Semiconductor devices including a super via connection between levels are provided. The semiconductor device can include a first interlevel dielectric layer, a back-end-of-line (BEOL) interconnect structure disposed in the first interlevel dielectric layer, a second interlevel dielectric layer disposed on a first portion of the first interlevel dielectric layer, a third interlevel dielectric layer disposed on the second interlevel dielectric layer, and a super via disposed on a second portion of the first interlevel dielectric layer, wherein a first end of the super via is connected to the BEOL interconnect structures and wherein a second end of the super via opposite the first end of the super via is a distance from the first interlevel dielectric layer larger than a height distance of the second interlevel dielectric layer.Type: ApplicationFiled: December 7, 2021Publication date: June 8, 2023Inventors: Prasad Bhosale, Nicholas Anthony Lanzillo, Lawrence A. Clevenger, Michael Rizzolo
-
Publication number: 20230142226Abstract: Embodiments of the invention include vertically stacked field-effect transistors (FETs). The vertically stacked FETs include at least one first transistor and at least one second transistor separated by a dielectric isolation layer. Gate material is adjacent to the at least one first transistor and the at least one second transistor, at least one first height vertical layer being adjacent to and about a height of the gate material, at least one second height vertical layer being adjacent to and less than the height of the gate material.Type: ApplicationFiled: November 10, 2021Publication date: May 11, 2023Inventors: Ruilong Xie, Nicolas Loubet, Julien Frougier, Lawrence A. Clevenger, PRASAD BHOSALE, Junli Wang, Balasubramanian Pranatharthiharan, Dechao Guo
-
Publication number: 20230104164Abstract: Embodiments of the invention include a multi-layer integrated circuit (IC) structure having a back-end-of-line (BEOL) region that includes a dielectric. A single damascene interconnect is in the BEOL region, wherein the single damascene interconnect includes a first line structure in a first line trench of the BEOL region; and a via structure in a via trench of the BEOL region. The first line structure includes a first line element and a first liner. The via structure includes a via element and a via liner. The first line element is physically coupled to inner walls of the first line trench through the first liner. The via element is physically coupled to inner walls of the via trench through the via liner. The first line element is physically coupled and electrically coupled to the via element at a first-line-via interface.Type: ApplicationFiled: October 5, 2021Publication date: April 6, 2023Inventors: Takeshi Nogami, Balasubramanian Pranatharthiharan, Prasad Bhosale
-
Publication number: 20230094466Abstract: A semiconductor structure includes a substrate and a first field effect transistor (FET) formed on the substrate; the first FET includes a first FET first source-drain region, a first FET second source-drain region, a first FET gate between the first and second source-drain regions, and a first FET channel region adjacent the first FET gate and between the first FET first and second source-drain regions. Also included is a buried power rail, buried in the substrate, having a top at a level lower than the first FET channel region, and having buried power rail sidewalls. A first FET shared contact is electrically interconnected with the buried power rail and the first FET second source-drain region, and a first FET electrically isolating region is adjacent the buried power rail sidewalls and separates the buried power rail from the substrate.Type: ApplicationFiled: September 27, 2021Publication date: March 30, 2023Inventors: Julien Frougier, Nicolas Loubet, Sagarika Mukesh, PRASAD BHOSALE, Ruilong Xie, Andrew Herbert Simon, Takeshi Nogami, Lawrence A. Clevenger, Roy R. Yu, Andrew M. Greene, Daniel Charles Edelstein
-
Publication number: 20220407005Abstract: A method for forming a phase-change memory cell includes depositing a metal layer over a wafer such that the metal layer covers connection structures of the wafer. The method further includes removing a portion of the metal layer such that the connection structures of the wafer remain covered by a remaining portion of the metal layer. The method further includes forming a phase-change memory stack on a stack area of the remaining portion of the metal layer. The method further includes removing the remaining portion of the metal layer except in the stack area.Type: ApplicationFiled: June 21, 2021Publication date: December 22, 2022Inventors: Injo Ok, Nicole Saulnier, Kevin W. Brew, Steven Michael McDermott, Lawrence A. Clevenger, Hari Prasad Amanapu, ADRA CARR, PRASAD BHOSALE
-
Patent number: 11476418Abstract: A semiconductor structure may include a heater surrounded by a second dielectric layer, a projection liner on top of the second dielectric layer, and a phase change material layer above the projection liner. A top surface of the projection liner may be substantially flush with a top surface of the heater. The projection liner may separate the phase change material layer from the second dielectric layer. The projection liner may provide a parallel conduction path in the crystalline phase and the amorphous phase of the phase change material layer. The semiconductor structure may include a bottom electrode below and in electrical contact with the heater and a top electrode above and in electrical contact with the phase change material layer.Type: GrantFiled: December 8, 2020Date of Patent: October 18, 2022Assignee: International Business Machines CorporationInventors: Injo Ok, Ruqiang Bao, Andrew Herbert Simon, Kevin W. Brew, Nicole Saulnier, Iqbal Rashid Saraf, Prasad Bhosale
-
Patent number: 11444029Abstract: A semiconductor structure includes an interlayer dielectric layer, a first set of back-end-of-line interconnect structures disposed in the interlayer dielectric layer, and a second set of back-end-of-line interconnect structures at least partially disposed in the interlayer dielectric layer. Each of the first set of back-end-of-line interconnect structures has a first width and a first height providing a first aspect ratio. Each of the second set of back-end-of-line interconnect structures has a second width and a second height providing a second aspect ratio different than the first aspect ratio. The second width is greater than the first width, and the second height is different than the first height.Type: GrantFiled: February 24, 2020Date of Patent: September 13, 2022Assignee: International Business Machines CorporationInventors: Prasad Bhosale, Nicholas Anthony Lanzillo, Michael Rizzolo, Chih-Chao Yang
-
Publication number: 20220181547Abstract: A semiconductor structure may include a heater surrounded by a second dielectric layer. a projection liner on top of the second dielectric layer, and a phase change material layer above the projection liner. A top surface of the projection liner may be substantially flush with a top surface of the heater. The projection liner may separate the phase change material layer from the second dielectric layer. The projection liner may provide a parallel conduction path in the crystalline phase and the amorphous phase of the phase change material layer. The semiconductor structure may include a bottom electrode below and in electrical contact with the heater and a top electrode above and in electrical contact with the phase change material layer.Type: ApplicationFiled: December 8, 2020Publication date: June 9, 2022Inventors: Injo OK, RUQIANG BAO, Andrew Herbert SIMON, Kevin W. BREW, Nicole SAULNIER, Iqbal Rashid SARAF, Prasad BHOSALE
-
Publication number: 20220020638Abstract: Interconnect structures with selective barrier for back-end-of-line (BEOL) applications are provided. In one aspect, an interconnect structure includes: a dielectric disposed over at least one metal line; at least one feature present in the dielectric over the at least one metal line; a barrier layer lining only surfaces of the dielectric within the at least one feature; at least one interconnect present in the at least one feature over the barrier layer, wherein the at least one interconnect is in direct contact with the at least one feature. A method of forming an interconnect structure is also provided.Type: ApplicationFiled: July 17, 2020Publication date: January 20, 2022Inventors: Prasad Bhosale, Rudy J. Wojtecki, Nicholas Anthony Lanzillo, Chih-Chao Yang
-
Patent number: 11223655Abstract: An example operation may include one or more of identifying a current tool configuration used by a tool device to construct semiconductor devices, retrieving a smart contract stored in a blockchain to identify whether an updated tool configuration exists, responsive to identifying the updated tool configuration, transmitting an update that includes the updated tool configuration to the tool device, and responsive to receiving the updated tool configuration at the tool device, initiating construction of the semiconductor devices.Type: GrantFiled: August 13, 2018Date of Patent: January 11, 2022Assignee: International Business Machines CorporationInventors: Prasad Bhosale, Nicholas A. Lanzillo, Michael Rizzolo, Chih-Chao Yang
-
Publication number: 20210265277Abstract: A semiconductor structure includes an interlayer dielectric layer, a first set of back-end-of-line interconnect structures disposed in the interlayer dielectric layer, and a second set of back-end-of-line interconnect structures at least partially disposed in the interlayer dielectric layer. Each of the first set of back-end-of-line interconnect structures has a first width and a first height providing a first aspect ratio. Each of the second set of back-end-of-line interconnect structures has a second width and a second height providing a second aspect ratio different than the first aspect ratio. The second width is greater than the first width, and the second height is different than the first height.Type: ApplicationFiled: February 24, 2020Publication date: August 26, 2021Inventors: Prasad Bhosale, Nicholas Anthony Lanzillo, Michael Rizzolo, Chih-Chao Yang
-
Patent number: 11074387Abstract: A method of electrical device manufacturing that includes measuring a first plurality of dimensions and electrical performance from back end of the line (BEOL) structures; and comparing the first plurality of dimensions with a second plurality of dimensions from a process assumption model to determine dimension variations by machine vision image processing. The method further includes providing a plurality of scenarios for process modifications by applying machine image learning to the dimension variations and electrical variations in the in line electrical measurements from the process assumption model. The method further includes receiving production dimension measurements and electrical measurements at a manufacturing prediction actuator. The at least one of the dimensions or electrical measurements received match one of the plurality of scenarios the manufacturing prediction actuator using the plurality of scenarios for process modifications effectuates a process change.Type: GrantFiled: November 15, 2019Date of Patent: July 27, 2021Assignee: International Business Machines CorporationInventors: Prasad Bhosale, Michael Rizzolo, Chih-Chao Yang
-
Patent number: 10978342Abstract: The present invention provides interconnects with self-forming wrap-all-around graphene barrier layer. In one aspect, a method of forming an interconnect structure is provided. The method includes: patterning at least one trench in a dielectric; forming an interconnect in the at least one trench embedded in the dielectric; and forming a wrap-all-around graphene barrier surrounding the interconnect. An interconnect structure having a wrap-all-around graphene barrier is also provided.Type: GrantFiled: January 30, 2019Date of Patent: April 13, 2021Assignee: International Business Machines CorporationInventors: Huai Huang, Takeshi Nogami, Alfred Grill, Benjamin D. Briggs, Nicholas A. Lanzillo, Christian Lavoie, Devika Sil, Prasad Bhosale, James Kelly