Abstract: A system and method for creating layout for standard cells are described. In various implementations, a semiconductor fabrication process (or process) forms a power signal route in a same metal zero track reserved for power rails. The process forms a contact layer with inserted spacing underneath the power signal route. Along the track, this contact layer has physical contact with the power signal route with a first distance greater than a width of any signal route in any metal layer orthogonal to the power signal route, and has no physical contact with the power signal route with a second distance greater than the width. One or more signal routes in the local interconnect layer are routed through this spacing. Without this spacing, signals would be routed through this area using the metal one layer, which increases signal congestion.

Abstract: A system and method for creating layout for standard cells are described. In various implementations, a floating metal net in the metal zero layer of a standard cell is selected for conversion to a power rail. The metal zero layer is a lowest metal layer above the gate region of a transistor. A semiconductor process (or process) forms a power rail in a metal zero track reserved for power rails. The process forms another power rail in a metal zero track reserved for floating metal nets, and electrically shorts the two power rails using a local interconnect layer between the two power rails. The charging and discharging times of a source region physically connected to the two power rails decreases.

Abstract: A system and method for creating layout for standard cells are described. In various implementations, a floating metal net in the metal zero layer of a standard cell is selected for conversion to a power rail. The metal zero layer is a lowest metal layer above the gate region of a transistor. A semiconductor process (or process) forms a power rail in a metal zero track reserved for power rails. The process forms another power rail in a metal zero track reserved for floating metal nets, and electrically shorts the two power rails using a local interconnect layer between the two power rails. The charging and discharging times of a source region physically connected to the two power rails decreases.

Abstract: A system and method for creating layout for standard cells are described. In various implementations, a semiconductor fabrication process (or process) forms a power signal route in a same metal zero track reserved for power rails. The process forms a contact layer with inserted spacing underneath the power signal route. Along the track, this contact layer has physical contact with the power signal route with a first distance greater than a width of any signal route in any metal layer orthogonal to the power signal route, and has no physical contact with the power signal route with a second distance greater than the width. One or more signal routes in the local interconnect layer are routed through this spacing. Without this spacing, signals would be routed through this area using the metal one layer, which increases signal congestion.

Abstract: A locking device (10), for a vehicle seat (1), includes an indicating device (8) for indicating the locking state of the locking device (10). The indicating device (8) has a locking indicator (31, 32), which is visible when the locking device (10) is locked, and a release indicator (33, 34), which is visible when the locking device (10) is released. The indicating device (8) has at least one indicator arm (30), which is in the locking position when the locking device (10) is locked and which is in the release position when the locking device (10) is released. The indicator arm (30) includes an indicating area (39), which has a first locking indicator (31) and a first release indicator (33). A second release indicator (34), which is concealed by the indicator arm (30) when the indicator arm is in the locking position, is provided on a retaining plate (20).

Abstract: A locking device (10), for a vehicle seat (1), includes an indicating device (8) for indicating the locking state of the locking device (10). The indicating device (8) has a locking indicator (31, 32), which is visible when the locking device (10) is locked, and a release indicator (33, 34), which is visible when the locking device (10) is released. The indicating device (8) has at least one indicator arm (30), which is in the locking position when the locking device (10) is locked and which is in the release position when the locking device (10) is released. The indicator arm (30) includes an indicating area (39), which has a first locking indicator (31) and a first release indicator (33). A second release indicator (34), which is concealed by the indicator arm (30) when the indicator arm is in the locking position, is provided on a retaining plate (20).