Patents by Inventor Prasenjit Biswas
Prasenjit Biswas has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11797742Abstract: A method includes: receiving a representation of a mixed-signal integrated circuit design including an analog circuit portion and a digital circuit portion including a plurality of descriptions of a power supply, the descriptions including a power supply network description and a register transfer level (RTL) hardware description language (HDL) description; determining a mismatch between the power supply network description and the HDL description of the power supply; generating a value converter to convert a voltage value associated with the power supply between the power supply network description and the HDL description; and converting, by a processor, between the power supply network description and the HDL description during runtime using the value converter to synchronize the power supply network description and the HDL description of the power supply responsive to the mismatch.Type: GrantFiled: December 22, 2021Date of Patent: October 24, 2023Assignee: SYNOPSYS, INC.Inventors: Diganchal Chakraborty, Jiri Prevratil, Harsh Chilwal, Shreedhar Ramachandra, Prasenjit Biswas
-
Patent number: 9313491Abstract: A system, apparatus, method, and article to process a chroma motion vector are described. The apparatus may include a video decoder. The video decoder includes a processor to receive a compressed video bitstream. The compressed video bitstream includes a stream of pictures. The stream of pictures includes a current slice and a current block within the slice. The processor pre-computes a chroma motion vector adjustment parameter for the current slice and determines a motion vector component for the current block within the current slice using the pre-computed chroma motion vector adjustment parameter.Type: GrantFiled: January 18, 2013Date of Patent: April 12, 2016Assignee: INTEL CORPORATIONInventors: Yi-Jen Chiu, Mei-Chen Yeh, Prasenjit Biswas, Louis Lippincott
-
Patent number: 9113151Abstract: Apparatus, systems and methods for hardware accelerated compressed video bitstream escape code handling are disclosed including an apparatus comprising a bitstream parser (BSP) to parse a bitstream of compressed video data. The BSP includes circuitry to extract uncompressed run and level data from the bitstream when the BSP detects an escape code in the bitstream. Other implementations are disclosed.Type: GrantFiled: December 11, 2013Date of Patent: August 18, 2015Assignee: Intel CorporationInventors: Musa Jahanghir, Adrian R. Pearson, Prasenjit Biswas
-
Publication number: 20140098888Abstract: Apparatus, systems and methods for hardware accelerated compressed video bitstream escape code handling are disclosed including an apparatus comprising a bitstream parser (BSP) to parse a bitstream of compressed video data. The BSP includes circuitry to extract uncompressed run and level data from the bitstream when the BSP detects an escape code in the bitstream. Other implementations are disclosed.Type: ApplicationFiled: December 11, 2013Publication date: April 10, 2014Inventors: Musa Jahanghir, Adrian R. Pearson, Prasenjit Biswas
-
Patent number: 8644392Abstract: A system, apparatus, method, and article to process a flexible macroblock ordering and arbitrary slice ordering are described. The apparatus may include a video decoder. The video decoder includes a processor to store coding parameters of one or more neighboring macroblocks in a data buffer. The neighboring macroblocks are previously decoded macroblocks and are adjacent to a current macroblock. The processor is to store control parameters for each of the one or more neighboring macroblocks in the data buffer. The processor is to reconstruct coding parameters for the current macroblock using availability information associated with the neighboring macroblocks.Type: GrantFiled: February 7, 2012Date of Patent: February 4, 2014Assignee: Intel CorporationInventors: Yi-Jen Chiu, Prasenjit Biswas
-
Patent number: 8630354Abstract: Apparatus, systems and methods for hardware accelerated compressed video bitstream escape code handling are disclosed including an apparatus comprising a bitstream parser (BSP) to parse a bitstream of compressed video data. The BSP includes circuitry to extract uncompressed run and level data from the bitstream when the BSP detects an escape code in the bitstream. Other implementations are disclosed.Type: GrantFiled: June 16, 2006Date of Patent: January 14, 2014Assignee: Intel CorporationInventors: Musa Jahanghir, Adrian R. Pearson, Prasenjit Biswas
-
Publication number: 20130202041Abstract: A system, apparatus, method, and article to process a chroma motion vector are described. The apparatus may include a video decoder. The video decoder includes a processor to receive a compressed video bitstream. The compressed video bitstream includes a stream of pictures. The stream of pictures includes a current slice and a current block within the slice. The processor pre-computes a chroma motion vector adjustment parameter for the current slice and determines a motion vector component for the current block within the current slice using the pre-computed chroma motion vector adjustment parameter. Other embodiments are described and claimed.Type: ApplicationFiled: January 18, 2013Publication date: August 8, 2013Inventors: Yi-jen Chiu, MEI-CHEN YEH, Prasenjit Biswas, Louis Lippincott
-
Patent number: 8379723Abstract: A system, apparatus, method, and article to process a chroma motion vector are described. The apparatus may include a video decoder. The video decoder includes a processor to receive a compressed video bitstream. The compressed video bitstream includes a stream of pictures. The stream of pictures includes a current slice and a current block within the slice. The processor pre-computes a chroma motion vector adjustment parameter for the current slice and determines a motion vector component for the current block within the current slice using the pre-computed chroma motion vector adjustment parameter.Type: GrantFiled: June 27, 2006Date of Patent: February 19, 2013Assignee: Intel CorporationInventors: Yi-Jen Chiu, Mei-Chen Yeh, Prasenjit Biswas, Louis Lippincott
-
Publication number: 20120134418Abstract: A system, apparatus, method, and article to process a flexible macroblock ordering and arbitrary slice ordering are described. The apparatus may include a video decoder. The video decoder includes a processor to store coding parameters of one or more neighboring macroblocks in a data buffer. The neighboring macroblocks are previously decoded macroblocks and are adjacent to a current macroblock. The processor is to store control parameters for each of the one or more neighboring macroblocks in the data buffer. The processor is to reconstruct coding parameters for the current macroblock using availability information associated with the neighboring macroblocks.Type: ApplicationFiled: February 7, 2012Publication date: May 31, 2012Inventors: Yi-Jen Chiu, Prasenjit Biswas
-
Patent number: 8126046Abstract: A system, apparatus, method, and article to process a flexible macroblock ordering and arbitrary slice ordering are described. The apparatus may include a video decoder. The video decoder includes a processor to store coding parameters of one or more neighboring macroblocks in a data buffer. The neighboring macroblocks are previously decoded macroblocks and are adjacent to a current macroblock. The processor is to store control parameters for each of the one or more neighboring macroblocks in the data buffer. The processor is to reconstruct coding parameters for the current macroblock using availability information associated with the neighboring macroblocks.Type: GrantFiled: June 30, 2006Date of Patent: February 28, 2012Assignee: Intel CorporationInventors: Yi-Jen Chiu, Prasenjit Biswas
-
Publication number: 20080056347Abstract: A system, apparatus, method, and article to process a flexible macroblock ordering and arbitrary slice ordering are described. The apparatus may include a video decoder. The video decoder includes a processor to store coding parameters of one or more neighboring macroblocks in a data buffer. The neighboring macroblocks are previously decoded macroblocks and are adjacent to a current macroblock. The processor is to store control parameters for each of the one or more neighboring macroblocks in the data buffer. The processor is to reconstruct coding parameters for the current macroblock using availability information associated with the neighboring macroblocks.Type: ApplicationFiled: June 30, 2006Publication date: March 6, 2008Inventors: Yi-Jen Chiu, Prasenjit Biswas
-
Publication number: 20070297511Abstract: A system, apparatus, method, and article to process a chroma motion vector are described. The apparatus may include a video decoder. The video decoder includes a processor to receive a compressed video bitstream. The compressed video bitstream includes a stream of pictures. The stream of pictures includes a current slice and a current block within the slice. The processor pre-computes a chroma motion vector adjustment parameter for the current slice and determines a motion vector component for the current block within the current slice using the pre-computed chroma motion vector adjustment parameter. Other embodiments are described and claimed.Type: ApplicationFiled: June 27, 2006Publication date: December 27, 2007Inventors: Yi-Jen Chiu, Mei-Chen Yeh, Prasenjit Biswas, Louis Lippincott
-
Publication number: 20070291851Abstract: Apparatus, systems and methods for hardware accelerated compressed video bitstream escape code handling are disclosed including an apparatus comprising a bitstream parser (BSP) to parse a bitstream of compressed video data. The BSP includes circuitry to extract uncompressed run and level data from the bitstream when the BSP detects an escape code in the bitstream. Other implementations are disclosed.Type: ApplicationFiled: June 16, 2006Publication date: December 20, 2007Inventors: Musa Jahanghir, Adrian R. Pearson, Prasenjit Biswas
-
Patent number: 7260792Abstract: A method for modeling a mixed-language and mixed-signal (MLMS) design is disclosed. The method includes receiving an MLMS design comprising at least a digital driver, a digital receiver, and an analog block connected by an MLMS net in a hierarchical structure and identifying analog-digital boundaries of the MLMS design. For each analog-digital boundary, the method further includes a) selecting a connect module (CM) by using a predetermined discipline resolution procedure; b) determining input driving values of the CM; and c) connecting the digital driver, the digital receiver, and the analog block to the CM. The method repeats steps a), b), and c) on all analog-digital boundaries of the MLMS design.Type: GrantFiled: May 10, 2005Date of Patent: August 21, 2007Assignee: Cadence Design Systems, Inc.Inventors: Chandrashekar L. Chetput, Ramesh S. Mayiladuthurai, Prasenjit Biswas
-
Patent number: 7251795Abstract: A method for connecting Verilog-AMS and VHDL-AMS components in a mixed-language mixed-signal design includes receiving a mixed-language mixed-signal design, where the mixed-language mixed-signal design comprises one or more VHDL-AMS and Verilog-AMS components, including a first VHDL-AMS component and a first Verilog-AMS component. The method further includes receiving a predetermined set of connection rules, resolving incompatibilities between the first VHDL-AMS component and the first Verilog-AMS component in accordance with the predetermined set of connection rules, and connecting the first VHDL-AMS component to the first Verilog-AMS component.Type: GrantFiled: September 27, 2004Date of Patent: July 31, 2007Assignee: Cadence Design Systems, Inc.Inventors: Prasenjit Biswas, Ramesh S. Mayiladuthurai, Chandrashekar L. Chetput, Abhijeet Kolpekwar
-
Patent number: 7162616Abstract: An FPU pipeline is synchronized with a CPU pipeline. Synchronization is achieved by having stalls and freezes in any one pipeline cause stalls and freezes in the other pipeline as well. Exceptions are kept precise even for long floating point operations. Precise exceptions are achieved by having a first execution stage of the FPU pipeline generate a busy signal, when a first floating point instruction enters a first execution stage of the FPU pipeline. When a second floating point instruction is decoded by the FPU pipeline before the first floating point instruction has finished executing in the first stage of the FPU pipeline, then both pipelines are stalled.Type: GrantFiled: March 8, 2004Date of Patent: January 9, 2007Assignee: Renesas Technology America, Inc.Inventors: Prasenjit Biswas, Gautam Dewan, Kevin Iadonato, Norio Nakagawa, Kunio Uchiyama
-
Publication number: 20060259879Abstract: A method for modeling a mixed-language and mixed-signal (MLMS) design is disclosed. The method includes receiving an MLMS design comprising at least a digital driver, a digital receiver, and an analog block connected by an MLMS net in a hierarchical structure and identifying analog-digital boundaries of the MLMS design. For each analog-digital boundary, the method further includes a) selecting a connect module (CM) by using a predetermined discipline resolution procedure; b) determining input driving values of the CM; and c) connecting the digital driver, the digital receiver, and the analog block to the CM. The method repeats steps a), b), and c) on all analog-digital boundaries of the MLMS design.Type: ApplicationFiled: May 10, 2005Publication date: November 16, 2006Applicant: Cadence Design Systems, Inc.Inventors: Chandrashekar Chetput, Ramesh Mayiladuthurai, Prasenjit Biswas
-
Publication number: 20060074626Abstract: A method for connecting Verilog-AMS and VHDL-AMS components in a mixed-language mixed-signal design includes receiving a mixed-language mixed-signal design, where the mixed-language mixed-signal design comprises one or more VHDL-AMS and Verilog-AMS components, including a first VHDL-AMS component and a first Verilog-AMS component. The method further includes receiving a predetermined set of connection rules, resolving incompatibilities between the first VHDL-AMS component and the first Verilog-AMS component in accordance with the predetermined set of connection rules, and connecting the first VHDL-AMS component to the first Verilog-AMS component.Type: ApplicationFiled: September 27, 2004Publication date: April 6, 2006Applicant: Cadence Design Systems, Inc.Inventors: Prasenjit Biswas, Ramesh Mayiladuthurai, Chandrashekar Chetput, Abhijeet Kolpekwar
-
Publication number: 20050262329Abstract: A processor element, structured to execute a 32-bit fixed length instruction set architecture, is backward compatible with a 16-bit fixed length instruction set architecture by translating each of the 16-bit instructions into a sequence of one or more 32-bit instructions. Switching between 16-bit instruction execution and 32-bit instruction execution is accomplished by branch instructions that employ a least significant bit position of the address of the target of the branch to identify whether the target instruction is a 16-bit instruction or a 32-bit instruction.Type: ApplicationFiled: August 19, 2003Publication date: November 24, 2005Applicant: Hitachi, Ltd.Inventors: Sivaram Krishnan, Mark Debbage, Sebastian Ziesler, Kanad Roy, Andrew Sturges, Prasenjit Biswas
-
Publication number: 20040172522Abstract: An FPU pipeline is synchronized with a CPU pipeline. Synchronization is achieved by having stalls and freezes in any one pipeline cause stalls and freezes in the other pipeline as well. Exceptions are kept precise even for long floating point operations. Precise exceptions are achieved by having a first execution stage of the FPU pipeline generate a busy signal, when a first floating point instruction enters a first execution stage of the FPU pipeline. When a second floating point instruction is decoded by the FPU pipeline before the first floating point instruction has finished executing in the first stage of the FPU pipeline, then both pipelines are stalled.Type: ApplicationFiled: March 8, 2004Publication date: September 2, 2004Inventors: Prasenjit Biswas, Gautam Dewan, Kevin Iadonato, Norio Nakagawa, Kunio Uchiyama