Patents by Inventor Prashutosh GUPTA
Prashutosh GUPTA has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230317323Abstract: An electronic device having a digitally controlled resistor is provided. The digitally controlled resistor includes various switch-resistor segments between voltage nodes. In one embodiment, the switch-resistor segment may include a resistor and a switch coupled parallel to the resistor. In another embodiment, the switch-resistor segment may include a resistor, a complement switch coupled in series with the resistor, and a switch coupled parallel to the resistor and the complement switch. Each switch included in the switch-resistor segment operates based on digital bits. Based on the logic value (either ‘0’ or ‘1’) assigned, the switches turn ON (when logic value is ‘1’) and OFF (when logic value is ‘0’). In some embodiments, the switches and the resistor included in the switch-transistor segment are arranged in a symmetrical manner between voltage nodes.Type: ApplicationFiled: March 30, 2023Publication date: October 5, 2023Applicant: STMicroelectronics International N.V.Inventors: Akshat KUMAR, Prashutosh GUPTA
-
Patent number: 11646741Abstract: An integrated circuit includes a pulse width modulator. The pulse width modulator includes a multiplexer that receives a plurality of data delay signals. Each of the data delay signals is based on a data signal and a respective clock phase signal. The multiplexer includes a first multiplexer stage and a second multiplexer stage. The first multiplexer stage receives all of the data delay signals and has a relatively large delay. The second multiplexer stage receives to output signals from the first multiplexer stage and has a relatively small delay. The second multiplexer stage outputs a pulse width modulation signal that can have a pulse width corresponding to the offset between two adjacent clock phase signals.Type: GrantFiled: September 9, 2022Date of Patent: May 9, 2023Assignee: STMICROELECTRONICS INTERNATIONAL N.V.Inventors: Prashutosh Gupta, Ankit Gupta
-
Publication number: 20230006679Abstract: An integrated circuit includes a pulse width modulator. The pulse width modulator includes a multiplexer that receives a plurality of data delay signals. Each of the data delay signals is based on a data signal and a respective clock phase signal. The multiplexer includes a first multiplexer stage and a second multiplexer stage. The first multiplexer stage receives all of the data delay signals and has a relatively large delay. The second multiplexer stage receives to output signals from the first multiplexer stage and has a relatively small delay. The second multiplexer stage outputs a pulse width modulation signal that can have a pulse width corresponding to the offset between two adjacent clock phase signals.Type: ApplicationFiled: September 9, 2022Publication date: January 5, 2023Applicant: STMICROELECTRONICS INTERNATIONAL N.V.Inventors: Prashutosh GUPTA, Ankit GUPTA
-
Patent number: 11451233Abstract: An integrated circuit includes a pulse width modulator. The pulse width modulator includes a multiplexer that receives a plurality of data delay signals. Each of the data delay signals is based on a data signal and a respective clock phase signal. The multiplexer includes a first multiplexer stage and a second multiplexer stage. The first multiplexer stage receives all of the data delay signals and has a relatively large delay. The second multiplexer stage receives to output signals from the first multiplexer stage and has a relatively small delay. The second multiplexer stage outputs a pulse width modulation signal that can have a pulse width corresponding to the offset between two adjacent clock phase signals.Type: GrantFiled: November 12, 2021Date of Patent: September 20, 2022Assignee: STMicroelectronics International N.V.Inventors: Prashutosh Gupta, Ankit Gupta
-
Publication number: 20220166435Abstract: An integrated circuit includes a pulse width modulator. The pulse width modulator includes a multiplexer that receives a plurality of data delay signals. Each of the data delay signals is based on a data signal and a respective clock phase signal. The multiplexer includes a first multiplexer stage and a second multiplexer stage. The first multiplexer stage receives all of the data delay signals and has a relatively large delay. The second multiplexer stage receives to output signals from the first multiplexer stage and has a relatively small delay. The second multiplexer stage outputs a pulse width modulation signal that can have a pulse width corresponding to the offset between two adjacent clock phase signals.Type: ApplicationFiled: November 12, 2021Publication date: May 26, 2022Applicant: STMicroelectronics International N.V.Inventors: Prashutosh GUPTA, Ankit GUPTA
-
Patent number: 11251784Abstract: A divider circuit includes a subtract-by-two circuit receiving MSBs of an input and producing a subtracted-by-two output, a subtract-by-one circuit receiving the MSBs and producing a subtracted-by-one output, a first multiplexer passing the subtracted-by-two or the subtracted-by-one output based on a first control signal, a second multiplexer passing output of the first multiplexer or the MSBs based on a second control signal to produce an asynchronous divisor. An asynchronous one-shot N+2 divider divides an input clock by the asynchronous divisor to produce a first divided signal. An output flip-flop receives the first divided signal and is clocked by an inverse of the input clock to produce a second divided signal. A third multiplexer passes the first divided signal or the second divided signal in response to a select load signal to produce a multiplexer output. A divider divides the multiplexer output by a set divisor to produce an output clock.Type: GrantFiled: March 5, 2021Date of Patent: February 15, 2022Assignee: STMicroelectronics International N.V.Inventors: Jeet Narayan Tiwari, Anand Kumar, Prashutosh Gupta
-
Patent number: 11171619Abstract: A differential pair of transistors receives input voltages. Current mirror transistors and cascode transistors are coupled to the differential pair of transistors. The differential pair of transistors is coupled between the cascode transistors and a tail transistor that draws a first bias current from a tail node, the first bias current having a magnitude equal to a product of a total bias current and a constant that is less than one. A first current source transistor draws a second bias current from a node between the differential pair and cascode transistors so the second bias current bypasses one transistor of the differential pair of transistors. The second bias current has a magnitude equal to a product of the total bias current and a value equal to one minus the constant. An output stage is biased by an output at node between the cascode transistors and the current mirror transistors.Type: GrantFiled: March 25, 2020Date of Patent: November 9, 2021Assignee: STMicroelectronics International N.V.Inventors: Nitin Gupta, Prashutosh Gupta
-
Publication number: 20210281254Abstract: A divider circuit includes a subtract-by-two circuit receiving MSBs of an input and producing a subtracted-by-two output, a subtract-by-one circuit receiving the MSBs and producing a subtracted-by-one output, a first multiplexer passing the subtracted-by-two or the subtracted-by-one output based on a first control signal, a second multiplexer passing output of the first multiplexer or the MSBs based on a second control signal to produce an asynchronous divisor. An asynchronous one-shot N+2 divider divides an input clock by the asynchronous divisor to produce a first divided signal. An output flip-flop receives the first divided signal and is clocked by an inverse of the input clock to produce a second divided signal. A third multiplexer passes the first divided signal or the second divided signal in response to a select load signal to produce a multiplexer output. A divider divides the multiplexer output by a set divisor to produce an output clock.Type: ApplicationFiled: March 5, 2021Publication date: September 9, 2021Applicant: STMicroelectronics International N.V.Inventors: Jeet Narayan TIWARI, Anand KUMAR, Prashutosh GUPTA
-
Patent number: 11016519Abstract: A voltage regulator includes an error amplifier producing an error voltage from a reference voltage and a feedback voltage. A voltage-to-current converter converts the error voltage to an output current, and a feedback resistance generates the feedback voltage from the output current. The error amplifier includes a differential pair of transistors receiving the feedback voltage and the reference voltage, a first pair of transistors operating in saturation and coupled to the differential pair of transistors at an output node and a bias node, a second pair of transistors operating in a linear region and coupled to the first pair of transistors at a pair of intermediate nodes. A compensation capacitor is coupled to one of the pair of intermediate nodes so as to compensate the error amplifier for a parasitic capacitance. An output at the output node is a function of a difference between the reference voltage and feedback voltage.Type: GrantFiled: November 25, 2019Date of Patent: May 25, 2021Assignee: STMicroelectronics International N.V.Inventors: Ankit Gupta, Nitin Gupta, Prashutosh Gupta
-
Publication number: 20200343869Abstract: A differential pair of transistors receives input voltages. Current mirror transistors and cascode transistors are coupled to the differential pair of transistors. The differential pair of transistors is coupled between the cascode transistors and a tail transistor that draws a first bias current from a tail node, the first bias current having a magnitude equal to a product of a total bias current and a constant that is less than one. A first current source transistor draws a second bias current from a node between the differential pair and cascode transistors so the second bias current bypasses one transistor of the differential pair of transistors. The second bias current has a magnitude equal to a product of the total bias current and a value equal to one minus the constant. An output stage is biased by an output at node between the cascode transistors and the current mirror transistors.Type: ApplicationFiled: March 25, 2020Publication date: October 29, 2020Applicant: STMicroelectronics International N.V.Inventors: Nitin GUPTA, Prashutosh GUPTA
-
Publication number: 20200183439Abstract: A voltage regulator includes an error amplifier producing an error voltage from a reference voltage and a feedback voltage. A voltage-to-current converter converts the error voltage to an output current, and a feedback resistance generates the feedback voltage from the output current. The error amplifier includes a differential pair of transistors receiving the feedback voltage and the reference voltage, a first pair of transistors operating in saturation and coupled to the differential pair of transistors at an output node and a bias node, a second pair of transistors operating in a linear region and coupled to the first pair of transistors at a pair of intermediate nodes. A compensation capacitor is coupled to one of the pair of intermediate nodes so as to compensate the error amplifier for a parasitic capacitance. An output at the output node is a function of a difference between the reference voltage and feedback voltage.Type: ApplicationFiled: November 25, 2019Publication date: June 11, 2020Applicant: STMicroelectronics International N.V.Inventors: Ankit GUPTA, Nitin GUPTA, Prashutosh GUPTA
-
Publication number: 20200125126Abstract: An amplifier circuit generates a control signal as a function of a difference between a reference signal and a feedback signal. The control signal is filtered by a low pass filter circuit to generate a filtered control signal. The control signal is applied to the control terminal of a first ballast transistor which sources current to an output node. The filtered control signal is applied to the control terminal of a second ballast transistor which also sources current to the output node. In response to the sourced currents, an output voltage is generated at the output node. A feedback circuit coupled to the output node generates the feedback signal.Type: ApplicationFiled: October 14, 2019Publication date: April 23, 2020Applicant: STMicroelectronics International N.V.Inventors: Nitin GUPTA, Prashutosh GUPTA