Patents by Inventor Prathima Kommineni
Prathima Kommineni has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10209918Abstract: Migrating memory MMIO from a source I/O adapter of a source computing system to a destination I/O adapter of a destination computing system, includes: collecting, by a source hypervisor of the source computing system, MMIO mapping information, where the source hypervisor supports a logical partition on the source computing system and the logical partition is configured for MMIO operations with the source I/O adapter through an MMU; placing, by a destination hypervisor of the destination computing system, the destination I/O adapter in an error state; migrating the logical partition from the source computing system to the destination computing system; configuring, by the destination hypervisor of the destination computing system, the destination computing system for MMIO with the LPAR utilizing the MMIO mapping information collected by the source hypervisor; and restarting the logical partition on the destination computing system, including recovering, by the logical partition, from the error state.Type: GrantFiled: November 8, 2017Date of Patent: February 19, 2019Assignee: International Business Machines CorporationInventors: Jesse P. Arroyo, Charles S. Graham, Prathima Kommineni, Timothy J. Schimke
-
Publication number: 20180293143Abstract: Failover of a virtual function exposed by an SR-IOV adapter of a computing system, including: instantiating, by a hypervisor, a standby virtual function in the computing system; detecting a loss of communication between a logical partition and an active virtual function mapped to the logical partition; placing the active virtual function and the standby virtual function in an error state; remapping the logical partition to the standby virtual function; and placing the standby virtual function in an error recovery state.Type: ApplicationFiled: June 11, 2018Publication date: October 11, 2018Inventors: JESSE P. ARROYO, CHARLES S. GRAHAM, PRATHIMA KOMMINENI, TIMOTHY J. SCHIMKE
-
Publication number: 20180293140Abstract: Live partition mobility in a computing environment that includes a source system and a target system may be carried out by: pausing a logical partition on the source system, wherein the logical partition is mapped to an I/O adapter of the source system; copying, to the target system, configuration information describing the mapping of the logical partition to the I/O adapter; copying, to the target system, the logical partition of the source system; placing an I/O adapter of the target system into an error state; mapping, in dependence upon the configuration information, the logical partition of the target system to the I/O adapter of the target system; placing the I/O adapter of the target system into an error recovery state; and resuming the logical partition on the target system.Type: ApplicationFiled: June 13, 2018Publication date: October 11, 2018Inventors: JESSE P. ARROYO, CHARLES S. GRAHAM, PRATHIMA KOMMINENI, TIMOTHY J. SCHIMKE
-
Patent number: 10042720Abstract: Live partition mobility in a computing environment that includes a source system and a target system may be carried out by: pausing a logical partition on the source system, wherein the logical partition is mapped to an I/O adapter of the source system; copying, to the target system, configuration information describing the mapping of the logical partition to the I/O adapter; copying, to the target system, the logical partition of the source system; placing an I/O adapter of the target system into an error state; mapping, in dependence upon the configuration information, the logical partition of the target system to the I/O adapter of the target system; placing the I/O adapter of the target system into an error recovery state; and resuming the logical partition on the target system.Type: GrantFiled: February 22, 2016Date of Patent: August 7, 2018Assignee: International Business Machines CorporationInventors: Jesse P. Arroyo, Charles S. Graham, Prathima Kommineni, Timothy J. Schimke
-
Patent number: 10042723Abstract: Failover of a virtual function exposed by an SR-IOV adapter of a computing system, including: instantiating, by a hypervisor, a standby virtual function in the computing system; detecting a loss of communication between a logical partition and an active virtual function mapped to the logical partition; placing the active virtual function and the standby virtual function in an error state; remapping the logical partition to the standby virtual function; and placing the standby virtual function in an error recovery state.Type: GrantFiled: February 23, 2016Date of Patent: August 7, 2018Assignee: International Business Machines CorporationInventors: Jesse P. Arroyo, Charles S. Graham, Prathima Kommineni, Timothy J. Schimke
-
Patent number: 10002018Abstract: A computing environment includes a computing system, where the computing system includes a plurality of logical partitions, a hypervisor supporting the plurality of logical partitions, a plurality of SR-IOV adapters, where at least one of the logical partitions is mapped to a virtual function on a first SR-IOV adapter of the plurality of adapters, and where migrating an SR-IOV adapter configuration in the computing environment includes: cloning, on a second SR-IOV adapter, a configuration of the first SR-IOV adapter; placing the second SR-IOV adapter and the virtual function in an error state; remapping the virtual function from the first SR-IOV adapter to the second SR-IOV adapter; and placing the second SR-IOV adapter and the virtual function in an error recovery state.Type: GrantFiled: February 23, 2016Date of Patent: June 19, 2018Assignee: International Business Machines CorporationInventors: Manu Anand, Jesse P. Arroyo, Charles S. Graham, Prathima Kommineni, Timothy J. Schimke
-
Publication number: 20180113644Abstract: Migrating memory MMIO from a source I/O adapter of a source computing system to a destination I/O adapter of a destination computing system, includes: collecting, by a source hypervisor of the source computing system, MMIO mapping information, where the source hypervisor supports a logical partition on the source computing system and the logical partition is configured for MMIO operations with the source I/O adapter through an MMU; placing, by a destination hypervisor of the destination computing system, the destination I/O adapter in an error state; migrating the logical partition from the source computing system to the destination computing system; configuring, by the destination hypervisor of the destination computing system, the destination computing system for MMIO with the LPAR utilizing the MMIO mapping information collected by the source hypervisor; and restarting the logical partition on the destination computing system, including recovering, by the logical partition, from the error state.Type: ApplicationFiled: November 8, 2017Publication date: April 26, 2018Inventors: JESSE P. ARROYO, CHARLES S. GRAHAM, PRATHIMA KOMMINENI, TIMOTHY J. SCHIMKE
-
Publication number: 20180113823Abstract: Migrating interrupts from a source I/O adapter of a computing system to a destination I/O adapter of the computing system, includes: collecting, by a hypervisor of the computing system, interrupt mapping information, where the hypervisor supports operation of a logical partition executing and the logical partition is configured to receive interrupts from the source I/O adapter; configuring, by the hypervisor, the destination I/O adapter with the interrupt mapping information collected by the hypervisor; placing, by the hypervisor, the destination I/O adapter and the source I/O in an error state; deconfiguring the source I/O adapter from the logical partition; and enabling the logical partition and destination I/O adapter to recover from the error state.Type: ApplicationFiled: November 9, 2017Publication date: April 26, 2018Inventors: JESSE P. ARROYO, CHARLES S. GRAHAM, PRATHIMA KOMMINENI, TIMOTHY J. SCHIMKE
-
Patent number: 9916267Abstract: Migrating interrupts from a source I/O adapter of a source computing system to a destination I/O adapter of a destination computing system, includes: collecting, by a source hypervisor of the source computing system, interrupt mapping information, were the source hypervisor supports operation of a logical partition executing on the source computing system and the logical partition is configured to receive interrupts from the source I/O adapter; configuring, by the destination hypervisor of the destination computing system, the destination computing system with the interrupt mapping information collected by the source hypervisor; placing, by a destination hypervisor of the destination computing system, the destination I/O adapter in an error state; migrating the logical partition from the source computing system to the destination computing system; and restarting the logical partition on the destination computing system, including recovering, by the logical partition, from the error state.Type: GrantFiled: March 23, 2017Date of Patent: March 13, 2018Assignee: International Business Machines CorporationInventors: Jesse P. Arroyo, Charles S. Graham, Prathima Kommineni, Timothy J. Schimke
-
Patent number: 9892070Abstract: Migrating interrupts from a source I/O adapter of a computing system to a destination I/O adapter of the computing system, includes: collecting, by a hypervisor of the computing system, interrupt mapping information, where the hypervisor supports operation of a logical partition executing and the logical partition is configured to receive interrupts from the source I/O adapter; configuring, by the hypervisor, the destination I/O adapter with the interrupt mapping information collected by the hypervisor; placing, by the hypervisor, the destination I/O adapter and the source I/O in an error state; deconfiguring the source I/O adapter from the logical partition; and enabling the logical partition and destination I/O adapter to recover from the error state.Type: GrantFiled: March 23, 2017Date of Patent: February 13, 2018Assignee: International Business Machines CorporationInventors: Jesse P. Arroyo, Charles S. Graham, Prathima Kommineni, Timothy J. Schimke
-
Patent number: 9875060Abstract: Migrating memory MMIO from a source I/O adapter of a source computing system to a destination I/O adapter of a destination computing system, includes: collecting, by a source hypervisor of the source computing system, MMIO mapping information, where the source hypervisor supports a logical partition on the source computing system and the logical partition is configured for MMIO operations with the source I/O adapter through an MMU; placing, by a destination hypervisor of the destination computing system, the destination I/O adapter in an error state; migrating the logical partition from the source computing system to the destination computing system; configuring, by the destination hypervisor of the destination computing system, the destination computing system for MMIO with the LPAR utilizing the MMIO mapping information collected by the source hypervisor; and restarting the logical partition on the destination computing system, including recovering, by the logical partition, from the error state.Type: GrantFiled: March 23, 2017Date of Patent: January 23, 2018Assignee: International Business Machines CorporationInventors: Jesse P. Arroyo, Charles S. Graham, Prathima Kommineni, Timothy J. Schimke
-
Patent number: 9830171Abstract: Migrating MMIO from a source I/O adapter of a computing system to a destination I/O adapter of the computing system, includes: collecting, by a hypervisor of the computing system, MMIO mapping information, wherein the hypervisor supports operation of a logical partition executing and the logical partition is configured for MMIO operations with the source I/O adapter through a MMU of the computing system utilizing the MMIO mapping information; placing, by the hypervisor, the destination I/O adapter in an error state; configuring, by the hypervisor, the MMU for MMIO with the logical partition utilizing the MMIO mapping information collected by the hypervisor; and enabling the destination I/O adapter to recover from the error state.Type: GrantFiled: June 8, 2017Date of Patent: November 28, 2017Assignee: International Business Machines CorporationInventors: Jesse P. Arroyo, Charles S. Graham, Prathima Kommineni, Timothy J. Schimke
-
Patent number: 9785451Abstract: Migrating MMIO from a source I/O adapter of a computing system to a destination I/O adapter of the computing system, includes: collecting, by a hypervisor of the computing system, MMIO mapping information, wherein the hypervisor supports operation of a logical partition executing and the logical partition is configured for MMIO operations with the source I/O adapter through a MMU of the computing system utilizing the MMIO mapping information; placing, by the hypervisor, the destination I/O adapter in an error state; configuring, by the hypervisor, the MMU for MMIO with the logical partition utilizing the MMIO mapping information collected by the hypervisor; and enabling the destination I/O adapter to recover from the error state.Type: GrantFiled: October 21, 2016Date of Patent: October 10, 2017Assignee: International Business Machines CorporationInventors: Jesse P. Arroyo, Charles S. Graham, Prathima Kommineni, Timothy J. Schimke
-
Patent number: 9760512Abstract: A method of migrating DMA mappings from a source I/O adapter of a source computing system to a destination I/O adapter of a destination computing system, including: collecting, by a source hypervisor of the source computing system, DMA mapping information, wherein the source hypervisor supports operation of a logical partition executing on the source computing system and the logical partition is configured for DMA operations with the source I/O adapter utilizing the DMA mapping information; configuring, by a destination hypervisor of the destination computing system, the destination I/O adapter with DMA mappings based on the DMA mapping information collected by the source hypervisor; placing, by the destination hypervisor, the destination I/O adapter in an error state; migrating the logical partition from the source computing system to the destination computing system; and restarting the logical partition on the destination computing system, including recovering, by the logical partition, from the error stateType: GrantFiled: October 21, 2016Date of Patent: September 12, 2017Assignee: International Business Machines CorporationInventors: Jesse P. Arroyo, Charles S. Graham, Prathima Kommineni, Timothy J. Schimke
-
Publication number: 20170242720Abstract: A computing environment includes a computing system, where the computing system includes a plurality of logical partitions, a hypervisor supporting the plurality of logical partitions, a plurality of SR-IOV adapters, where at least one of the logical partitions is mapped to a virtual function on a first SR-IOV adapter of the plurality of adapters, and where migrating an SR-IOV adapter configuration in the computing environment includes: cloning, on a second SR-IOV adapter, a configuration of the first SR-IOV adapter; placing the second SR-IOV adapter and the virtual function in an error state; remapping the virtual function from the first SR-IOV adapter to the second SR-IOV adapter; and placing the second SR-IOV adapter and the virtual function in an error recovery state.Type: ApplicationFiled: February 23, 2016Publication date: August 24, 2017Inventors: MANU ANAND, JESSE P. ARROYO, CHARLES S. GRAHAM, PRATHIMA KOMMINENI, TIMOTHY J. SCHIMKE
-
Publication number: 20170242756Abstract: Live partition mobility in a computing environment that includes a source system and a target system may be carried out by: pausing a logical partition on the source system, wherein the logical partition is mapped to an I/O adapter of the source system; copying, to the target system, configuration information describing the mapping of the logical partition to the I/O adapter; copying, to the target system, the logical partition of the source system; placing an I/O adapter of the target system into an error state; mapping, in dependence upon the configuration information, the logical partition of the target system to the I/O adapter of the target system; placing the I/O adapter of the target system into an error recovery state; and resuming the logical partition on the target system.Type: ApplicationFiled: February 22, 2016Publication date: August 24, 2017Inventors: JESSE P. ARROYO, CHARLES S. GRAHAM, PRATHIMA KOMMINENI, TIMOTHY J. SCHIMKE
-
Publication number: 20170242763Abstract: Failover of a virtual function exposed by an SR-IOV adapter of a computing system, including: instantiating, by a hypervisor, a standby virtual function in the computing system; detecting a loss of communication between a logical partition and an active virtual function mapped to the logical partition; placing the active virtual function and the standby virtual function in an error state; remapping the logical partition to the standby virtual function; and placing the standby virtual function in an error recovery state.Type: ApplicationFiled: February 23, 2016Publication date: August 24, 2017Inventors: JESSE P. ARROYO, CHARLES S. GRAHAM, PRATHIMA KOMMINENI, TIMOTHY J. SCHIMKE
-
Patent number: 9740647Abstract: Migrating DMA mappings from a source I/O adapter of a computing system to a destination I/O adapter of the computing system, includes: collecting, by a hypervisor of the computing system, DMA mapping information, where the hypervisor supports operation of a logical partition executing on the computing system and the logical partition is configured for DMA operations with the source I/O adapter utilizing the DMA mapping information; configuring, by the hypervisor, the destination I/O adapter with DMA mappings based on the DMA mapping information collected by the hypervisor; placing, by the hypervisor, the source and destination I/O adapter in an error state; deconfiguring the source I/O adapter from the logical partition; and enabling the logical partition and destination I/O adapter to recover from the error state.Type: GrantFiled: October 21, 2016Date of Patent: August 22, 2017Assignee: International Business Machines CorporationInventors: Jesse P. Arroyo, Charles S. Graham, Prathima Kommineni, Timothy J. Schimke
-
Patent number: 9720862Abstract: Migrating interrupts from a source I/O adapter of a computing system to a destination I/O adapter of the computing system, includes: collecting, by a hypervisor of the computing system, interrupt mapping information, where the hypervisor supports operation of a logical partition executing and the logical partition is configured to receive interrupts from the source I/O adapter; configuring, by the hypervisor, the destination I/O adapter with the interrupt mapping information collected by the hypervisor; placing, by the hypervisor, the destination I/O adapter and the source I/O in an error state; deconfiguring the source I/O adapter from the logical partition; and enabling the logical partition and destination I/O adapter to recover from the error state.Type: GrantFiled: October 21, 2016Date of Patent: August 1, 2017Assignee: International Business Machines CorporationInventors: Jesse P. Arroyo, Charles S. Graham, Prathima Kommineni, Timothy J. Schimke
-
Patent number: 9720863Abstract: Migrating memory MMIO from a source I/O adapter of a source computing system to a destination I/O adapter of a destination computing system, includes: collecting, by a source hypervisor of the source computing system, MMIO mapping information, where the source hypervisor supports a logical partition on the source computing system and the logical partition is configured for MMIO operations with the source I/O adapter through an MMU; placing, by a destination hypervisor of the destination computing system, the destination I/O adapter in an error state; migrating the logical partition from the source computing system to the destination computing system; configuring, by the destination hypervisor of the destination computing system, the destination computing system for MMIO with the LPAR utilizing the MMIO mapping information collected by the source hypervisor; and restarting the logical partition on the destination computing system, including recovering, by the logical partition, from the error state.Type: GrantFiled: October 21, 2016Date of Patent: August 1, 2017Assignee: International Business Machines CorporationInventors: Jesse P. Arroyo, Charles S. Graham, Prathima Kommineni, Timothy J. Schimke