Patents by Inventor Qiuxiao Qian
Qiuxiao Qian has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240040754Abstract: The disclosure provides power semiconductor modules and their assembling methods. The module includes a heat-dissipation contact area, a housing and a press-on element. One of the housing and the press-on element includes a rail portion, while the other includes a rail cooperating portion. The housing and the press-on element respectively includes a first limiting portion and a first limiting cooperating portion. The rail cooperating portion can be inserted into the rail portion and slides on the rail portion in the direction toward or away from the plane where the heat-dissipation contact area is located, so that the press-on element could move from the separation position to the mounted position connected with the housing. The rail portion can cooperate with the rail cooperating portion to prevent the press-on element from moving relative to the housing in the direction parallel to the plane where the heat-dissipation contact area is located.Type: ApplicationFiled: May 26, 2023Publication date: February 1, 2024Applicants: Nexperia Technology (Shanghai) Ltd., NEXPERIA B.V.Inventors: Qiuxiao Qian, Chunlin Zhu, Ke Jiang
-
Patent number: 8674490Abstract: A semiconductor die package. Embodiments of the semiconductor die package are usable in backlight circuitry. Systems in packages may include a bridge circuit or a part thereof, and a integrated circuit die, such as a driver die, encapsulated by a molding material or other package. The bridge circuit may be stacked on opposing surfaces of a leadframe.Type: GrantFiled: February 24, 2011Date of Patent: March 18, 2014Assignee: Fairchild Semiconductor CorporatioInventors: Yong Liu, Jiangyuan Zhang, Qiuxiao Qian
-
Patent number: 8421204Abstract: Disclosed are semiconductor die packages constructed from modules of embedded semiconductor dice and electrical components. In one embodiment, a semiconductor die package comprises a first module and a second module attached to the first module. One or more semiconductor dice are embedded in the first module, and one or more electrical components, such as surface-mounted components, are embedded in the second module. The first module may be formed by a lamination process, and the second module may be formed by a lamination process or a molding process. Patterned metal layers and vias provide electrical interconnections to the package and among the die and components of the package. The second module may be attached to the first module by coupling interconnect lands of separately manufactured modules to one another, or may be directly attached by lamination or molding.Type: GrantFiled: May 18, 2011Date of Patent: April 16, 2013Assignee: Fairchild Semiconductor CorporationInventors: Yong Liu, Qiuxiao Qian, Yumin Liu
-
Patent number: 8389338Abstract: A multiple-chip package has top and bottom pre-molded leadframes formed prior to the flip-chip attachment of semiconductor die to the leadframes. After die attachment, underfill is used to encase all but one surface of the die, and the top and bottom leadframes are joined together by solder bump balls with the exposed surfaces of the semiconductor dice proximate to each other.Type: GrantFiled: October 19, 2011Date of Patent: March 5, 2013Assignee: Fairchild Semiconductor CorporationInventors: Yong Liu, Qiuxiao Qian
-
Patent number: 8367481Abstract: A molded, leadless packaged semiconductor multichip module includes 100 has four mosfets 10, 12, 14, 16 for a full bridge circuit. The mosfets may include two N-channel and two P-channel devices or four mosfets of the same type, but four N-channel are preferred. In module 100 there are two leadframes 30, 40 for assembling the mosfets. In particular, the two N-channel and two P-channel devices are disposed between two leadframes and encapsulated in an electrically insulating molding compound 84. The resulting package has four upper heat sinks 44.1-44.4 that are exposed in the molding compound 84 for transferring heat from the mosfets to the ambient environment. No wire bonds are required. This can significantly reduce the on resistance, RDSON. The top or source-drain lead frame 30 may be soldered to the sources and gates of the bridge mosfets.Type: GrantFiled: February 15, 2012Date of Patent: February 5, 2013Assignee: Fairchild Semiconductor CorporationInventors: Yong Liu, Qiuxiao Qian, JiangYuan Zhang, Mike Speed, JungTae Lee, Luke Huiyong Chung
-
Publication number: 20130005083Abstract: A molded, leadless packaged semiconductor multichip module includes 100 has four mosfets 10, 12, 14, 16 for a full bridge circuit. The mosfets may include two N-channel and two P-channel devices or four mosfets of the same type, but four N-channel are preferred. In module 100 there are two leadframes 30, 40 for assembling the mosfets. In particular, the two N-channel and two P-channel devices are disposed between two leadframes and encapsulated in an electrically insulating molding compound 84. The resulting package has four upper heat sinks 44.1-44.4 that are exposed in the molding compound 84 for transferring heat from the mosfets to the ambient environment. No wire bonds are required. This can significantly reduce the on resistance, RDSON. The top or source-drain lead frame 30 may be soldered to the sources and gates of the bridge mosfets.Type: ApplicationFiled: February 15, 2012Publication date: January 3, 2013Inventors: Yong Liu, Qiuxiao Qian, JiangYuan Zhang, Mike Speed, Jung Tae Lee, Luke Huiyong Chung
-
Publication number: 20120326170Abstract: Optocoupler packages and methods of making the same. An exemplary package comprises a substrate having a first surface, a second surface opposite the first surface, and a body of electrically insulating material disposed between the first and second surfaces; a first optoelectronic device embedded in the body of electrically insulating material of the substrate and disposed between the substrate's first and second surfaces, the first optoelectronic device having a first conductive region and a second conductive region; a second optoelectronic device embedded in the body of electrically insulating material of the substrate and disposed between the substrate's first and second surfaces and optically coupled to the first optoelectronic device, the second optoelectronic device having a first conductive region and a second conductive region; and a plurality of electrical traces disposed on one or both surfaces of the substrate and electrically coupled to the conductive regions of the optoelectronic devices.Type: ApplicationFiled: June 22, 2011Publication date: December 27, 2012Inventors: Yong Liu, Qiuxiao Qian
-
Publication number: 20120292778Abstract: Disclosed are semiconductor die packages constructed from modules of embedded semiconductor dice and electrical components. In one embodiment, a semiconductor die package comprises a first module and a second module attached to the first module. One or more semiconductor dice are embedded in the first module, and one or more electrical components, such as surface-mounted components, are embedded in the second module. The first module may be formed by a lamination process, and the second module may be formed by a lamination process or a molding process. Patterned metal layers and vias provide electrical interconnections to the package and among the die and components of the package. The second module may be attached to the first module by coupling interconnect lands of separately manufactured modules to one another, or may be directly attached by lamination or molding.Type: ApplicationFiled: May 18, 2011Publication date: November 22, 2012Inventors: Yong Liu, Qiuxiao Qian, Yumin Liu
-
Publication number: 20120149149Abstract: A molded, leadless packaged semiconductor multichip module includes 100 has four mosfets 10, 12, 14, 16 for a full bridge circuit. The mosfets may include two N-channel and two P-channel devices or four mosfets of the same type, but four N-channel are preferred. In module 100 there are two leadframes 30, 40 for assembling the mosfets. In particular, the two N-channel and two P-channel devices are disposed between two leadframes and encapsulated in an electrically insulating molding compound 84. The resulting package has four upper heat sinks 44.1-44.4 that are exposed in the molding compound 84 for transferring heat from the mosfets to the ambient environment. No wire bonds are required. This can significantly reduce the on resistance, RDSON. The top or source-drain lead frame 30 may be soldered to the sources and gates of the bridge mosfets.Type: ApplicationFiled: February 15, 2012Publication date: June 14, 2012Inventors: Yong Liu, Qiuxiao Qian, JiangYuan Zhang, Mike Speed, Jung Tae Lee, Luke Huiyong Chung
-
Publication number: 20120094436Abstract: A multiple-chip package has top and bottom pre-molded leadframes formed prior to the flip-chip attachment of semiconductor die to the leadframes. After die attachment, underfill is used to encase all but one surface of the die, and the top and bottom leadframes are joined together by solder bump balls with the exposed surfaces of the semiconductor dice proximate to each other.Type: ApplicationFiled: October 19, 2011Publication date: April 19, 2012Applicant: Fairchild Semiconductor CorporationInventors: Yong Liu, Qiuxiao Qian
-
Patent number: 8138585Abstract: A molded, leadless packaged semiconductor multichip module includes 100 has four mosfets 10, 12, 14, 16 for a full bridge circuit. The mosfets may include two N-channel and two P-channel devices or four mosfets of the same type, but four N-channel are preferred. In module 100 there are two leadframes 30, 40 for assembling the mosfets. In particular, the two N-channel and two P-channel devices are disposed between two leadframes and encapsulated in an electrically insulating molding compound 84. The resulting package has four upper heat sinks 44.1-44.4 that are exposed in the molding compound 84 for transferring heat from the mosfets to the ambient environment. No wire bonds are required. This can significantly reduce the on resistance, RDSON. The top or source-drain lead frame 30 may be soldered to the sources and gates of the bridge mosfets.Type: GrantFiled: May 28, 2008Date of Patent: March 20, 2012Assignee: Fairchild Semiconductor CorporationInventors: Yong Liu, Qiuxiao Qian, JiangYuan Zhang, Mike Speed, JungTae Lee, Huiyong Luke Chung
-
Patent number: 8063474Abstract: A multiple-chip package has top and bottom pre-molded leadframes formed prior to the flip-chip attachment of semiconductor die to the leadframes. After die attachment, underfill is used to encase all but one surface of the die, and the top and bottom leadframes are joined together by solder bump balls with the exposed surfaces of the semiconductor dice proximate to each other.Type: GrantFiled: February 6, 2008Date of Patent: November 22, 2011Assignee: Fairchild Semiconductor CorporationInventors: Yong Liu, Qiuxiao Qian
-
Patent number: 8063472Abstract: Disclosed in this specification is a buck converter package with stacked dice and a process for forming a buck converter. The package includes a die attach pad with a low side die mounted on one surface and a high side die mounted on the opposing surface. The die attach pad is conductive, such that the drain of the low side die is connected to the source of the high side die through the pad. A controller die controls the gates of the high and low side dies. A plurality of leads extends outside of the package to permit electrical connections to the inside of the package. The high side drain is exposed to one of the surfaces of the package.Type: GrantFiled: January 28, 2008Date of Patent: November 22, 2011Assignee: Fairchild Semiconductor CorporationInventors: Yong Liu, William Newberry, Margie T. Rios, Qiuxiao Qian
-
Patent number: 8023279Abstract: An encapsulated buck converter module includes a low side transistor and a control integrated circuit bonded to a first section on a first side of a leadframe, a first clip between a source of the low side transistor and a second section, a source contact of a high side transistor attached to the first section on a second side of the leadframe with a gate contact of the high side transistor attached to a third section, a conductive member attached to the first and second sections on the second side of the leadframe wherein the first side of the conductive member attached to the second conductive member forms a conductive path with a portion of a second side of the conductive member while any portion of the first side of the conductive member attached to the first component attachment section is insulated from the first side of the conductive member, a first plate of a capacitor attached to a drain contact of the high side transistor and a second plate of the capacitor attached to the second side of the conducType: GrantFiled: March 16, 2009Date of Patent: September 20, 2011Assignee: Fairchild Semiconductor CorporationInventors: Qiuxiao Qian, Yong Liu
-
Patent number: 8018054Abstract: A semiconductor die package. The semiconductor die package includes a leadframe structure comprising a first die attach pad, and a second die attach pad laterally spaced from the first die attach pad, a first side and a second side opposite to the first side. The semiconductor die package further includes a first semiconductor die attached the first die attach pad at the first side of the leadframe structure, and a second semiconductor die attached to the second die attach pad at the second side of the leadframe structure. The semiconductor die package further includes a housing material covering at least a portion of the leadframe structure, the first semiconductor die, and the second semiconductor die.Type: GrantFiled: March 12, 2008Date of Patent: September 13, 2011Assignee: Fairchild Semiconductor CorporationInventors: Yong Liu, Qiuxiao Qian
-
Publication number: 20110140255Abstract: A semiconductor die package. Embodiments of the semiconductor die package are usable in backlight circuitry. Systems in packages may include a bridge circuit or a part thereof, and a integrated circuit die, such as a driver die, encapsulated by a molding material or other package. The bridge circuit may be stacked on opposing surfaces of a leadframe.Type: ApplicationFiled: February 24, 2011Publication date: June 16, 2011Inventors: Yong Liu, Jiangyuan Zhang, Qiuxiao Qian
-
Patent number: 7915721Abstract: A semiconductor die package. Embodiments of the semiconductor die package are usable in backlight circuitry. Systems in packages may include a bridge circuit or a part thereof, and a integrated circuit die, such as a driver die, encapsulated by a molding material or other package. The bridge circuit may be stacked on opposing surfaces of a leadframe.Type: GrantFiled: March 12, 2008Date of Patent: March 29, 2011Assignee: Fairchild Semiconductor CorporationInventors: Yong Liu, Jiangyuan Zhang, Qiuxiao Qian
-
Patent number: 7829988Abstract: Pre-molded component packages that may be as thin as a leadframe for a semiconductor die, systems using the same, and methods of making the same are disclosed. The leads of an exemplary package are exposed at both surfaces at the leadframe. The packages may be stacked upon one another and electrically coupled at the exposed portions of their leads.Type: GrantFiled: September 22, 2008Date of Patent: November 9, 2010Assignee: Fairchild Semiconductor CorporationInventors: Yong Liu, Howard Allen, Qiuxiao Qian
-
Patent number: 7825502Abstract: Disclosed are semiconductor die packages having overlapping dice, systems that use such packages, and methods of making such packages. An exemplary die package comprises a leadframe, a first semiconductor die, and a second semiconductor die that has a recessed portion in one of its surfaces. The first die is disposed over a first portion of the leadframe, and the second die is disposed over a second portion of the leadframe with its recess portion overlying at least a portion of the first die. Another exemplary die package comprises a leadframe with a recessed area, a first semiconductor die disposed in the recessed area, and a second semiconductor die overlying at least a portion of the first die. Preferably, electrically conductive regions of both dice are electrically coupled to a conductive region of the leadframe to provide an interconnection between dice that has very low parasitic capacitance and inductance.Type: GrantFiled: January 9, 2008Date of Patent: November 2, 2010Assignee: Fairchild Semiconductor CorporationInventors: Scott Irving, Yong Liu, Qiuxiao Qian
-
Publication number: 20100232131Abstract: An encapsulated buck converter module includes a low side transistor and a control integrated circuit bonded to a first section on a first side of a leadframe, a first clip between a source of the low side transistor and a second section, a source contact of a high side transistor attached to the first section on a second side of the leadframe with a gate contact of the high side transistor attached to a third section, a conductive member attached to the first and second sections on the second side of the leadframe wherein the first side of the conductive member attached to the second conductive member forms a conductive path with a portion of a second side of the conductive member while any portion of the first side of the conductive member attached to the first component attachment section is insulated from the first side of the conductive member, a first plate of a capacitor attached to a drain contact of the high side transistor and a second plate of the capacitor attached to the second side of the conducType: ApplicationFiled: March 16, 2009Publication date: September 16, 2010Inventors: Qiuxiao Qian, Yong Liu