Patents by Inventor Quentin Diduck
Quentin Diduck has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11910519Abstract: An integrated circuit/printed circuit board (IC-PCB) assembly comprises a PCB and a heatsink plate. The PCB has a first side including a first patterned conductive layer with one or more thermal pads onto which one or more heat slugs of one or more ICs mount, and a second, opposing side including a second patterned conductive layer with a heatsink plate receiving pad onto which the heatsink plate mounts. The heatsink plate has one or more posts that project from a mounting surface of the heatsink plate, and when the heatsink plate is mounted to the heatsink plate receiving pad, each post extends from the second side of the PCB, through a matching hole in the PCB, and to an associated thermal pad located on the first side of the PCB.Type: GrantFiled: July 7, 2021Date of Patent: February 20, 2024Assignee: Eridan Communications, Inc.Inventors: Douglas A. Kirkpatrick, Quentin Diduck
-
Publication number: 20210337654Abstract: An integrated circuit printed circuit board (IC-PCB) assembly comprises a PCB and a heatsink plate. The PCB has a first side including a first patterned conductive layer with one or more thermal pads onto which one or more heat slugs of one or more ICs mount, and a second, opposing side including a second patterned conductive layer with a heatsink plate receiving pad onto which the heatsink plate mounts. The heatsink plate has one or more posts that project from a mounting surface of the heatsink plate, and when the heatsink plate is mounted to the heatsink plate receiving pad, each post extends from the second side of the PCB, through a matching hole in the PCB, and to an associated thermal pad located on the first side of the PCB.Type: ApplicationFiled: July 7, 2021Publication date: October 28, 2021Applicant: Eridan Communications, Inc.Inventors: Douglas A. Kirkpatrick, Quentin Diduck
-
Patent number: 11089671Abstract: An integrated circuit/printed circuit board (IC-PCB) assembly comprises a PCB and a heatsink plate. The PCB has a first side including a first patterned conductive layer with one or more thermal pads onto which one or more heat slugs of one or more ICs mount, and a second, opposing side including a second patterned conductive layer with a heatsink plate receiving pad onto which the heatsink plate mounts. The heatsink plate has one or more posts that project from a mounting surface of the heatsink plate, and when the heatsink plate is mounted to the heatsink plate receiving pad, each post extends from the second side of the PCB, through a matching hole in the PCB, and to an associated thermal pad located on the first side of the PCB.Type: GrantFiled: November 26, 2019Date of Patent: August 10, 2021Assignee: Eridan Communications, Inc.Inventors: Douglas A. Kirkpatrick, Quentin Diduck
-
Publication number: 20210160997Abstract: An integrated circuit/printed circuit board (IC-PCB) assembly comprises a PCB and a heatsink plate. The PCB has a first side including a first patterned conductive layer with one or more thermal pads onto which one or more heat slugs of one or more ICs mount, and a second, opposing side including a second patterned conductive layer with a heatsink plate receiving pad onto which the heatsink plate mounts. The heatsink plate has one or more posts that project from a mounting surface of the heatsink plate, and when the heatsink plate is mounted to the heatsink plate receiving pad, each post extends from the second side of the PCB, through a matching hole in the PCB, and to an associated thermal pad located on the first side of the PCB.Type: ApplicationFiled: November 26, 2019Publication date: May 27, 2021Applicant: Eridan Communications, Inc.Inventors: Douglas A. Kirkpatrick, Quentin Diduck
-
Patent number: 10735034Abstract: A wideband polar modulation transmitter includes a power amplifier (PA), a PA driver, a dynamic power supply (DPS), a PA driver VH controller, and a phase modulator. The phase modulator modulates a radio frequency (RF) carrier by an input phase modulating signal PM(t) to produce a phase modulated RF carrier. Meanwhile, the DPS produces a DPS voltage for the PA that follows an input amplitude modulating signal AM(t). Using the phase modulated RF carrier, the PA driver generates a PA drive signal VDRV for driving the PA. The PA drive signal VDRV has a high drive level VH and a low drive level VL. The PA driver VH controller is configured to control the magnitude of the high drive level VH so that it remains sufficiently high to force the PA to operate in a compressed mode (C-mode) most of the time but lowers the high drive level VH to force the PA to operate in a product mode (P-mode) during times low-magnitude events occur in the DPS voltage.Type: GrantFiled: August 13, 2019Date of Patent: August 4, 2020Assignee: Eridan Communications, Inc.Inventor: Quentin Diduck
-
Patent number: 10680563Abstract: A multi-stage radio frequency power amplifier (RFPA) includes an output stage SMPA and a driver stage SMPA. As the multi-stage RFPA operates, the magnitude of an RF switch drive signal generated by the driver stage SMPA is dynamically minimized based on I-V characteristic curves of the output stage SMPA's power transistor and the output stage SMPA's dynamically changing load line. By constraining the magnitude of the RF switch drive signal as the multi-stage RFPA operates, VGS feedthrough of the RF switch drive signal is minimized, to the extent possible. Amplitude distortion and phase distortion in the RF output that might occur due to unconstrained VGS feedthrough, particularly at low output RF power levels, are therefore avoided. Operating all stages of the multi-stage RFPA in switch mode also results in high energy efficiency and an output RF spectrum with very low wideband noise (WBN).Type: GrantFiled: May 22, 2018Date of Patent: June 9, 2020Assignee: Eridan Communications, Inc.Inventors: Earl W McCune, Jr., Quentin Diduck
-
Patent number: 10586850Abstract: Methods for mounting and dismounting thin and/or bowed semiconductor-on-diamond wafers to a carrier are disclosed that flatten said wafers and provide mechanical support to enable efficient semiconductor device processing on said semiconductor-on-diamond wafers.Type: GrantFiled: December 5, 2017Date of Patent: March 10, 2020Assignee: RFHIC CorporationInventors: Quentin Diduck, Daniel Francis, Frank Yantis Lowe, Felix Ejeckam
-
Publication number: 20180342991Abstract: A multi-stage radio frequency power amplifier (RFPA) includes an output stage SMPA and a driver stage SMPA. As the multi-stage RFPA operates, the magnitude of an RF switch drive signal generated by the driver stage SMPA is dynamically minimized based on I-V characteristic curves of the output stage SMPA's power transistor and the output stage SMPA's dynamically changing load line. By constraining the magnitude of the RF switch drive signal as the multi-stage RFPA operates, VGS feedthrough of the RF switch drive signal is minimized, to the extent possible. Amplitude distortion and phase distortion in the RF output that might occur due to unconstrained VGS feedthrough, particularly at low output RF power levels, are therefore avoided. Operating all stages of the multi-stage RFPA in switch mode also results in high energy efficiency and an output RF spectrum with very low wideband noise (WBN).Type: ApplicationFiled: May 22, 2018Publication date: November 29, 2018Applicant: Eridan Communications, Inc.Inventors: Earl W McCune, JR., Quentin Diduck
-
Publication number: 20180108739Abstract: Methods for mounting and dismounting thin and/or bowed semiconductor-on-diamond wafers to a carrier are disclosed that flatten said wafers and provide mechanical support to enable efficient semiconductor device processing on said semiconductor-on-diamond wafers.Type: ApplicationFiled: December 5, 2017Publication date: April 19, 2018Applicant: RFHIC CorporationInventors: Quentin Diduck, Daniel Francis, Frank Yantis Lowe, Felix Ejeckam
-
Patent number: 9882007Abstract: Methods for mounting and dismounting thin and/or bowed semiconductor-on-diamond wafers (401) to a carrier (407) are disclosed that flatten said wafers and provide mechanical support to enable efficient semiconductor device processing on said semiconductor-on-diamond wafers.Type: GrantFiled: July 2, 2013Date of Patent: January 30, 2018Assignee: RFHIC CorporationInventors: Quentin Diduck, Daniel Francis, Frank Yantis Lowe, Felix Ejeckham
-
Patent number: 9806678Abstract: A high-power, high-frequency radio frequency power amplifier includes an output stage and a single-phase driver. The output stage is arranged in a Class-D amplifier configuration and includes a first depletion mode field effect transistor (FET), a second depletion mode FET, and a bootstrap path that couples the output of the output stage to the gate of the second FET. The first and second depletion mode FETs are switched out-of-phase and between fully-ON and fully-OFF states, under the direction of the single-phase driver. The single-phase driver directly controls the ON/OFF state of the first depletion mode FET and provides a discharge path through which the input gate capacitor of the second depletion mode FET in the output stage can discharge to turn OFF the second depletion mode FET. The bootstrap path provides a current path through which the input gate capacitor of the second depletion mode FET can charge to turn the second depletion mode FET ON.Type: GrantFiled: June 29, 2015Date of Patent: October 31, 2017Assignee: Eridan Communications, Inc.Inventor: Quentin Diduck
-
Publication number: 20160380600Abstract: A high-power, high-frequency radio frequency power amplifier includes an output stage and a single-phase driver. The output stage is arranged in a Class-D amplifier configuration and includes a first depletion mode field effect transistor (FET), a second depletion mode FET, and a bootstrap path that couples the output of the output stage to the gate of the second FET. The first and second depletion mode FETs are switched out-of-phase and between fully-ON and fully-OFF states, under the direction of the single-phase driver. The single-phase driver directly controls the ON/OFF state of the first depletion mode FET and provides a discharge path through which the input gate capacitor of the second depletion mode FET in the output stage can discharge to turn OFF the second depletion mode FET. The bootstrap path provides a current path through which the input gate capacitor of the second depletion mode FET can charge to turn the second depletion mode FET ON.Type: ApplicationFiled: June 29, 2015Publication date: December 29, 2016Applicant: Eridan Communications, Inc.Inventor: Quentin Diduck
-
Patent number: 9525039Abstract: A method for fabricating a merged p-i-n Schottky (MPS) diode in gallium nitride (GaN) based materials includes providing an n-type GaN-based substrate having a first surface and a second surface. The method also includes forming an n-type GaN-based epitaxial layer coupled to the first surface of the n-type GaN-based substrate, and forming a p-type GaN-based epitaxial layer coupled to the n-type GaN-based epitaxial layer. The method further includes removing portions of the p-type GaN-based epitaxial layer to form a plurality of dopant sources, and regrowing a GaN-based epitaxial layer including n-type material in regions overlying portions of the n-type GaN-based epitaxial layer, and p-type material in regions overlying the plurality of dopant sources. The method also includes forming a first metallic structure electrically coupled to the regrown GaN-based epitaxial layer.Type: GrantFiled: September 14, 2015Date of Patent: December 20, 2016Assignee: Avogy, Inc.Inventors: Isik C. Kizilyalli, Dave P. Bour, Thomas R. Prunty, Hui Nie, Quentin Diduck, Ozgur Aktas
-
Patent number: 9359693Abstract: A method for integrating wide-gap semiconductors, and specifically, gallium nitride epilayers, with synthetic diamond substrates is disclosed. Diamond substrates are created by depositing synthetic diamond onto a nucleating layer deposited or formed on a layered structure that comprises at least one layer of gallium nitride. Methods for manufacturing GaN-on-diamond wafers with low bow and high crystalline quality are disclosed along with preferred choices for manufacturing GaN-on-diamond wafers and chips tailored to specific applications.Type: GrantFiled: February 28, 2013Date of Patent: June 7, 2016Assignee: ELEMENT SIX TECHNOLOGIES US CORPORATIONInventors: Daniel Francis, Firooz Faili, Kristopher Matthews, Frank Yantis Lowe, Quentin Diduck, Sergey Zaytsev, Felix Ejeckam
-
Publication number: 20160005835Abstract: A method for fabricating a merged p-i-n Schottky (MPS) diode in gallium nitride (GaN) based materials includes providing an n-type GaN-based substrate having a first surface and a second surface. The method also includes forming an n-type GaN-based epitaxial layer coupled to the first surface of the n-type GaN-based substrate, and forming a p-type GaN-based epitaxial layer coupled to the n-type GaN-based epitaxial layer. The method further includes removing portions of the p-type GaN-based epitaxial layer to form a plurality of dopant sources, and regrowing a GaN-based epitaxial layer including n-type material in regions overlying portions of the n-type GaN-based epitaxial layer, and p-type material in regions overlying the plurality of dopant sources. The method also includes forming a first metallic structure electrically coupled to the regrown GaN-based epitaxial layer.Type: ApplicationFiled: September 14, 2015Publication date: January 7, 2016Inventors: Isik C. Kizilyalli, Dave P. Bour, Thomas R. Prunty, Hui Nie, Quentin Diduck, Ozgur Aktas
-
Patent number: 9159799Abstract: A method for fabricating a merged p-i-n Schottky (MPS) diode in gallium nitride (GaN) based materials includes providing an n-type GaN-based substrate having a first surface and a second surface. The method also includes forming an n-type GaN-based epitaxial layer coupled to the first surface of the n-type GaN-based substrate, and forming a p-type GaN-based epitaxial layer coupled to the n-type GaN-based epitaxial layer. The method further includes removing portions of the p-type GaN-based epitaxial layer to form a plurality of dopant sources, and regrowing a GaN-based epitaxial layer including n-type material in regions overlying portions of the n-type GaN-based epitaxial layer, and p-type material in regions overlying the plurality of dopant sources. The method also includes forming a first metallic structure electrically coupled to the regrown GaN-based epitaxial layer.Type: GrantFiled: April 19, 2013Date of Patent: October 13, 2015Assignee: Avogy, Inc.Inventors: Isik C. Kizilyalli, Dave P. Bour, Thomas R. Prunty, Hui Nie, Quentin Diduck, Ozgur Aktas
-
Publication number: 20150279945Abstract: Methods for manufacturing semiconductor wafer structures are described which exhibit improved lifetime and reliability. The methods comprise transferring an active semiconductor layer structure from a native non-lattice-matched semiconductor growth substrate to a working substrate, wherein strain-matching layers, and optionally a portion of the active semiconductor layer structure, are removed. In certain embodiment, the process of attaching the active semiconductor layer structure to the working substrate includes annealing at an elevated temperature for a specified time.Type: ApplicationFiled: October 25, 2013Publication date: October 1, 2015Inventors: Daniel Francis, Dubravko Babic, Firooz Nasser-Faili, Felix Ejeckham, Quentin Diduck, Joseph Smart, Kristopher Matthews, Frank Lowe
-
Publication number: 20150243758Abstract: A vertical JFET includes a GaN substrate comprising a drain of the JFET and a plurality of patterned epitaxial layers coupled to the GaN substrate. A distal epitaxial layer comprises a first part of a source channel and adjacent patterned epitaxial layers are separated by a gap having a predetermined distance. The vertical JFET also includes a plurality of regrown epitaxial layers coupled to the distal epitaxial layer and disposed in at least a portion of the gap. A proximal regrown epitaxial layer comprises a second part of the source channel. The vertical JFET further includes a source contact passing through portions of a distal regrown epitaxial layer and in electrical contact with the source channel, a gate contact in electrical contact with a distal regrown epitaxial layer, and a drain contact in electrical contact with the GaN substrate.Type: ApplicationFiled: May 13, 2015Publication date: August 27, 2015Applicant: AVOGY, INC.Inventors: Hui Nie, Andrew P. Edwards, Isik Kizilyalli, David P. Bour, Thomas R. Prunty, Quentin Diduck
-
Publication number: 20150200254Abstract: Methods for mounting and dismounting thin and/or bowed semiconductor-on-diamond wafers (401) to a carrier (407) are disclosed that flatten said wafers and provide mechanical support to enable efficient semiconductor device processing on said semiconductor-on-diamond wafers.Type: ApplicationFiled: July 2, 2013Publication date: July 16, 2015Inventors: Quentin Diduck, Daniel Francis, Frank Yantis Lowe, Felix Ejeckham
-
Patent number: 9059199Abstract: A vertical JFET includes a GaN substrate comprising a drain of the JFET and a plurality of patterned epitaxial layers coupled to the GaN substrate. A distal epitaxial layer comprises a first part of a source channel and adjacent patterned epitaxial layers are separated by a gap having a predetermined distance. The vertical JFET also includes a plurality of regrown epitaxial layers coupled to the distal epitaxial layer and disposed in at least a portion of the gap. A proximal regrown epitaxial layer comprises a second part of the source channel. The vertical JFET further includes a source contact passing through portions of a distal regrown epitaxial layer and in electrical contact with the source channel, a gate contact in electrical contact with a distal regrown epitaxial layer, and a drain contact in electrical contact with the GaN substrate.Type: GrantFiled: January 7, 2013Date of Patent: June 16, 2015Assignee: Avogy, Inc.Inventors: Hui Nie, Andrew P. Edwards, Isik Kizilyalli, David P. Bour, Thomas R. Prunty, Quentin Diduck