Patents by Inventor Rachel Gordin
Rachel Gordin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9397042Abstract: A chip package comprising: a chip stack comprising at least one chip; and a thermal power plane comprising at least two substantially parallel dielectric layers having conductive connectors patterned therein, the at least two dielectric layers electrically connected by vias, wherein said vias are substantially perpendicular to the at least two dielectric layers, wherein each of the vias electrically connects to a connector patterned within a dielectric layer of the at least two dielectric layers at a via connection, wherein an inductor used in supplying power to the at least one chip is formed from the vias and from connectors electrically connecting via connections on each of the at least two dielectric layers.Type: GrantFiled: January 22, 2014Date of Patent: July 19, 2016Assignee: International Business Machines CorporationInventors: Thomas J Brunschwiler, Michele Castriotta, Rachel Gordin, Stefano Sergio Oggioni, Gerd Schlottig
-
Publication number: 20150371763Abstract: Some examples describe a first helical electromagnetic coil of a transformer. In some instances, at least a portion of the first helical electromagnetic coil is inside a first semi-conductive substrate. Further, in some examples, the first helical electromagnetic coil has a shape with an internal space. Further, some examples describe a second helical electromagnetic coil of the transformer. In some instances, at least a portion of the second helical electromagnetic coil is nested within the internal space of the first helical electromagnetic coil. Further, in some examples, the at least the portion of the second electromagnetic coil is inside the first semi-conductive substrate.Type: ApplicationFiled: June 20, 2014Publication date: December 24, 2015Inventors: Rachel Gordin, WAN NI, Michael J. Shapiro, William F. Van Duyne
-
Publication number: 20150371764Abstract: Some examples describe a first helical structure of an electromagnetic inductor coil. In some examples, at least a portion of the first helical structure of the electromagnetic inductor coil is inside a first substrate. Further, some examples describe a second helical structure of the electromagnetic inductor coil. In some instances, at least a portion of the second helical structure is nested within the first helical structure of the electromagnetic inductor coil. Further, in some examples, the at least the portion of the second helical structure is inside the first substrate.Type: ApplicationFiled: June 20, 2014Publication date: December 24, 2015Inventors: Rachel Gordin, WAN NI, Michael J. Shapiro, William F. Van Duyne
-
Patent number: 9111933Abstract: A distributed active transformer is provided comprising a primary and a secondary winding. The primary winding comprises a first set of conductive vias extending in a direction between a first surface and a second surface of an element, a first set of first electrically conductive lines extending along the first surface, and a first set of second electrically conductive lines extending along the second surface. The secondary winding comprises a second set of conductive vias extending in a direction between the first surface and the second surface, a second set of first electrically conductive lines extending along the first surface, and a second set of second electrically conductive lines extending along the second surface. When energized, the primary winding generates magnetic flux extending in a direction parallel to the first surface and the second surface. The secondary winding receives energy transferred by the magnetic flux generated by the primary winding.Type: GrantFiled: May 17, 2012Date of Patent: August 18, 2015Assignee: International Business Machines CorporationInventors: Gary D. Carpenter, Alan J. Drake, Rachel Gordin, Michael J. Shapiro, Edmund J. Sprogis
-
Patent number: 9105627Abstract: A coil inductor and buck voltage regulator incorporating the coil inductor are provided which can be fabricated on a microelectronic element such as a semiconductor chip, or on an interconnection element such as a semiconductor, glass or ceramic interposer element. When energized, the coil inductor has magnetic flux extending in a direction parallel to first and second opposed surfaces of the microelectronic or interconnection element, and whose peak magnetic flux is disposed between the first and second surfaces. In one example, the coil inductor can be formed by first conductive lines extending along the first surface of the microelectronic or interconnection element, second conductive lines extending along the second surface of the microelectronic or interconnection element, and a plurality of conductive vias, e.g., through silicon vias, extending in direction of a thickness of the microelectronic or interconnection element. A method of making the coil inductor is also provided.Type: GrantFiled: November 4, 2011Date of Patent: August 11, 2015Assignee: International Business Machines CorporationInventors: Michael J. Shapiro, Gary D. Carpenter, Alan J. Drake, Rachel Gordin, Edmund J. Sprogis
-
Publication number: 20150206838Abstract: A chip package comprising: a chip stack comprising at least one chip; and a thermal power plane comprising at least two substantially parallel dielectric layers having conductive connectors patterned therein, the at least two dielectric layers electrically connected by vias, wherein said vias are substantially perpendicular to the at least two dielectric layers, wherein each of the vias electrically connects to a connector patterned within a dielectric layer of the at least two dielectric layers at a via connection, wherein an inductor used in supplying power to the at least one chip is formed from the vias and from connectors electrically connecting via connections on each of the at least two dielectric layers.Type: ApplicationFiled: January 22, 2014Publication date: July 23, 2015Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: THOMAS J. BRUNSCHWILER, MICHELE CASTRIOTTA, RACHEL GORDIN, STEFANO SERGIO OGGIONI, GERD SCHLOTTIG
-
Patent number: 8943456Abstract: A method for determining the layout of an interconnect line is provided including: providing a required width for the interconnect line; determining a layout of the interconnect line including slotting the interconnect line to provide two or more fingers extending along the interconnect line with an elongate slot separating adjacent fingers; and determining a number of elongate apertures to be arranged across the width of the interconnect line by comparing the required width with a maximal width for a solid metal feature, and a minimal elongate aperture width. The two or more fingers and elongate slot may be of constant width and equally spaced across the interconnect line width. The method may include selecting the number of fingers and the width of the slots to optimize the layout for a given layer technology.Type: GrantFiled: March 23, 2011Date of Patent: January 27, 2015Assignee: International Business Machines CorporationInventors: Rachel Gordin, David Goren, Sue Ellen Strang, Kurt Alan Tallman, Youri V. Tretiakov
-
Patent number: 8793637Abstract: A system and method for design and modeling of vertical interconnects for 3DI applications. A design and modeling methodology of vertical interconnects for 3DI applications includes models that represent the frequency dependent behavior of vertical interconnects by means of multi-segment RLC scalable filter networks. The networks allow for accuracy versus computation efficiency tradeoffs, while maintaining correct asymptotic behavior at both high and low frequency limits. In the framework of the model it is shown that a major effect is pronounced frequency dependent silicon substrate induced dispersion and loss effects, which is considered in through silicon via (TSV) parallel Y-element parameters, including capacitance and conductance.Type: GrantFiled: April 10, 2013Date of Patent: July 29, 2014Assignee: International Business Machines CorporationInventors: Rachel Gordin, David Goren
-
Publication number: 20130318490Abstract: A system and method for design and modeling of vertical interconnects for 3DI applications. A design and modeling methodology of vertical interconnects for 3DI applications includes models that represent the frequency dependent behavior of vertical interconnects by means of multi-segment RLC scalable filter networks. The networks allow for accuracy versus computation efficiency tradeoffs, while maintaining correct asymptotic behavior at both high and low frequency limits. In the framework of the model it is shown that a major effect is pronounced frequency dependent silicon substrate induced dispersion and loss effects, which is considered in through silicon via (TSV) parallel Y-element parameters, including capacitance and conductance.Type: ApplicationFiled: April 10, 2013Publication date: November 28, 2013Applicant: International Business Machines CorporationInventors: Rachel Gordin, David Goren
-
Publication number: 20130307656Abstract: A distributed active transformer is provided comprising a primary and a secondary winding. The primary winding comprises a first set of conductive vias extending in a direction between a first surface and a second surface of an element, a first set of first electrically conductive lines extending along the first surface, and a first set of second electrically conductive lines extending along the second surface. The secondary winding comprises a second set of conductive vias extending in a direction between the first surface and the second surface, a second set of first electrically conductive lines extending along the first surface, and a second set of second electrically conductive lines extending along the second surface. When energized, the primary winding generates magnetic flux extending in a direction parallel to the first surface and the second surface. The secondary winding receives energy transferred by the magnetic flux generated by the primary winding.Type: ApplicationFiled: May 17, 2012Publication date: November 21, 2013Applicant: International Business Machines CorporationInventors: Gary D. Carpenter, Alan J. Drake, Rachel Gordin, Michael J. Shapiro, Edmund J. Sprogis
-
Patent number: 8448119Abstract: A system and method for design and modeling of vertical interconnects for 3DI applications. A design and modeling methodology of vertical interconnects for 3DI applications includes models that represent the frequency dependent behavior of vertical interconnects by means of multi-segment RLC scalable filter networks. The networks allow for accuracy versus computation efficiency tradeoffs, while maintaining correct asymptotic behavior at both high and low frequency limits. In the framework of the model it is shown that a major effect is pronounced frequency dependent silicon substrate induced dispersion and loss effects, which is considered in through silicon via (TSV) parallel Y-element parameters, including capacitance and conductance.Type: GrantFiled: May 23, 2012Date of Patent: May 21, 2013Assignee: International Business Machines CorporationInventors: Rachel Gordin, David Goren
-
Publication number: 20130113448Abstract: A coil inductor and buck voltage regulator incorporating the coil inductor are provided which can be fabricated on a microelectronic element such as a semiconductor chip, or on an interconnection element such as a semiconductor, glass or ceramic interposer element. When energized, the coil inductor has magnetic flux extending in a direction parallel to first and second opposed surfaces of the microelectronic or interconnection element, and whose peak magnetic flux is disposed between the first and second surfaces. In one example, the coil inductor can be formed by first conductive lines extending along the first surface of the microelectronic or interconnection element, second conductive lines extending along the second surface of the microelectronic or interconnection element, and a plurality of conductive vias, e.g., through silicon vias, extending in direction of a thickness of the microelectronic or interconnection element. A method of making the coil inductor is also provided.Type: ApplicationFiled: November 4, 2011Publication date: May 9, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: MICHAEL J. SHAPIRO, GARY D. CARPENTER, ALAN J. DRAKE, RACHEL GORDIN, EDMUND J. SPROGIS
-
Patent number: 8347244Abstract: A tool for analog and mixed signal circuits includes a unit enabling a user to identify one or more critical interconnect lines in a chip architecture and one or more selectable, predefined topologies for said critical interconnect lines. Each topology includes one or more signal wires and a current return path. A majority of the electric field lines are contained within the boundary of the topology. The invention also includes a method for designing analog and mixed signal (AMS) integrated circuits (IC), including defining a chip architecture and a floor plan, identifying one or more critical interconnect lines and selecting pre-designed transmission line topologies for the critical interconnect lines.Type: GrantFiled: December 11, 2007Date of Patent: January 1, 2013Assignee: International Business Machines CorporationInventors: Amir Alon, David Goren, Rachel Gordin, Betty Livshitz, Sherman Anatoly, Michael Zelikson
-
Patent number: 8271913Abstract: A method and system for design and modeling of transmission lines are provided. The method includes providing a set of models of core structures (211) of transmission line cells and expanding each of the models of core structures (211) to include different neighboring elements. The parameter characteristics of the expanded core structures (214a-214c) are compared to determine a model having a minimal sufficiently closed neighborhood environment. A closed neighborhood environment complies with design rules to ensure desired transmission line behavior in a real design environment. A model having a closed neighborhood environment can be used as a stand-alone model of the core structure describing the transmission line behavior in the actual design environment.Type: GrantFiled: September 22, 2009Date of Patent: September 18, 2012Assignee: International Business Machines CorporationInventors: Roi Carmon, David Goren, Rachel Gordin, Shlomo Shlafman
-
Patent number: 8056043Abstract: A method of modeling capacitance for a structure comprising a pair of long conductors surrounded by a dielectric material and supported by a substrate. In particular, the structure may be on-chip coplanar transmission lines over a conductive substrate operated at very high frequencies, such that the substrate behaves as a perfect dielectric. It is assumed that the surrounding dielectric material is a first dielectric with a first permittivity (?1) and the substrate is a second dielectric with a second permittivity (?2). The method models the capacitance (C1) for values of the first and second permittivity (?1, ?2) based on known capacitance (C2) computed for a basis structure with the same first permittivity (?1) and a different second permittivity (?2). Extrapolation or interpolation formulae are suggested to model the sought capacitance (C1) through one or more known capacitances (C2).Type: GrantFiled: June 11, 2008Date of Patent: November 8, 2011Assignee: International Business Machines CorporationInventors: Rachel Gordin, David Goren
-
Patent number: 8041546Abstract: A method of modeling capacitance for a structure comprising a pair of long conductors surrounded by a dielectric material and supported by a substrate. In particular, the structure may be on-chip coplanar transmission lines over a conductive substrate operated at very high frequencies, such that the substrate behaves as a perfect dielectric. It is assumed that the surrounding dielectric material is a first dielectric with a first permittivity (?1) and the substrate is a second dielectric with a second permittivity (?2). The method models the capacitance (C1) for values of the first and second permittivity (?1, ?2) based on known capacitance (C2) computed for a basis structure with the same first permittivity (?1) and a different second permittivity (?2). Extrapolation or interpolation formulae are suggested to model the sought capacitance (C1) through one or more known capacitances (C2).Type: GrantFiled: June 11, 2008Date of Patent: October 18, 2011Assignee: International Business Machines CorporationInventors: Rachel Gordin, David Goren
-
Publication number: 20110179392Abstract: A method for determining the layout of an interconnect line is provided including: providing a required width for the interconnect line; determining a layout of the interconnect line including slotting the interconnect line to provide two or more fingers extending along the interconnect line with an elongate slot separating adjacent fingers; and determining a number of elongate apertures to be arranged across the width of the interconnect line by comparing the required width with a maximal width for a solid metal feature, and a minimal elongate aperture width. The two or more fingers and elongate slot may be of constant width and equally spaced across the interconnect line width. The method may include selecting the number of fingers and the width of the slots to optimize the layout for a given layer technology.Type: ApplicationFiled: March 23, 2011Publication date: July 21, 2011Applicant: International Business Machines CorporationInventors: Rachel Gordin, David Goren, Sue Ellen Strang, Kurt Alan Tallman, Youri V. Tretiakov
-
Publication number: 20110072408Abstract: A method and system for design and modeling of transmission lines are provided. The method includes providing a set of models of core structures (211) of transmission line cells and expanding each of the models of core structures (211) to include different neighboring elements. The parameter characteristics of the expanded core structures (214a-214c) are compared to determine a model having a minimal sufficiently closed neighborhood environment. A closed neighborhood environment complies with design rules to ensure desired transmission line behaviour in a real design environment. A model having a closed neighborhood environment can be used as a stand-alone model of the core structure describing the transmission line behaviour in the actual design environment.Type: ApplicationFiled: September 22, 2009Publication date: March 24, 2011Inventors: Roi Carmon, Rachel Gordin, David Goren, Shlomo Shlafman
-
Patent number: 7797662Abstract: A method and system for design and modeling of transmission lines are provided. The method includes providing a set of models of core structures (211) of transmission line cells and expanding each of the models of core structures (211) to include different neighboring elements. The parameter characteristics of the expanded core structures (214a-214c) are compared to determine a model having a minimal sufficiently closed neighborhood environment. A closed neighborhood environment complies with design rules to ensure desired transmission line behaviour in a real design environment. A model having a closed neighborhood environment can be used as a stand-alone model of the core structure describing the transmission line behaviour in the actual design environment.Type: GrantFiled: January 31, 2007Date of Patent: September 14, 2010Assignee: International Business Machines CorporationInventors: Roi Carmon, Rachel Gordin, David Goren, Shlomo Shlafman
-
Publication number: 20090150848Abstract: A tool for analog and mixed signal circuits includes a unit enabling a user to identify one or more critical interconnect lines in a chip architecture and one or more selectable, predefined topologies for said critical interconnect lines. Each topology includes one or more signal wires and a current return path. A majority of the electric field lines are contained within the boundary of the topology. The invention also includes a method for designing analog and mixed signal (AMS) integrated circuits (IC), including defining a chip architecture and a floor plan, identifying one or more critical interconnect lines and selecting pre-designed transmission line topologies for the critical interconnect lines.Type: ApplicationFiled: December 11, 2007Publication date: June 11, 2009Inventors: Amir Alon, David Goren, Rachel Gordin, Betty Livshitz, Anatoly Sherman, Michael Zelikson