Patents by Inventor Radu Surdeanu
Radu Surdeanu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20110006328Abstract: A lighting unit comprises a packaging substrate (10) formed from a semiconductor, a channel (12) formed in the substrate and a discrete light emitting diode arrangement (34) in the channel. A surface region of the channel comprises doped semiconductor layers (20,24) which define a light sensor. The arrangement provides a light sensor (which can be used to determine colour and/or output flux) for a LED unit, with the light sensor embedded in substrate used for packaging. This provides a low cost integration process and provides good registration between the light sensor and the LED output.Type: ApplicationFiled: January 27, 2009Publication date: January 13, 2011Applicant: NXP B.V.Inventors: Radu Surdeanu, Viet Nguyen Hoang, Benoit Bataillou
-
Publication number: 20100315019Abstract: A driver circuit (10) for a light emitting diode comprises a first driver circuit (32, 32?, 32?) for generating a first current output for driving the light emitting diode, wherein the first driver circuit has a control switch for interrupting the supply of the first current output. A second driver circuit (50) is for generating a second current output for driving the light emitting diode, and the second driver circuit also has a control switch for interrupting the supply of the second current output. The overall output of the driver circuit comprises a pulse width modulated output current which alternates between a high current (Ihigh) generated by the first driver circuit and a low current (Ilow) generated by the second driver circuit. By providing separate driver circuits for two different current requirements, the circuits can be optimised for each function. For example the high current value can comprise an LED operation current, and the low current value can comprise a non-zero measurement current.Type: ApplicationFiled: January 27, 2009Publication date: December 16, 2010Applicant: NXP B.V.Inventors: Gian Hoogzaad, Hans Schmitz, Wilhelmus H. M. Langeslag, Radu Surdeanu
-
Publication number: 20100314684Abstract: The present invention relates to a FinFET with separate gates and to a method for fabricating the same. A dielectric gate-separation layer between first and second gate electrodes has an extension in a direction pointing from a first to a second gate layer that is smaller than a lateral extension of the fin between its opposite lateral faces. This structure corresponds with a processing method that starts from a covered basic FinFET structure with a continuous first gate layer, and proceeds to remove parts of the first gate layer and of a first gate-isolation layer through a contact opening to the gate layer. Subsequently, a replacement gate-isolation layer that at the same time forms the gate separation layer fabricated, followed by filling the tunnel with a replacement gate layer and a metal filling.Type: ApplicationFiled: February 9, 2009Publication date: December 16, 2010Applicant: NXP B.V.Inventors: Jan Sonsky, Radu Surdeanu
-
Publication number: 20100308833Abstract: A method of determining the dominant output wavelength of an LED, comprises determining an electrical characteristic of the LED which is dependent on the voltage-capacitance characteristics, and analysing the characteristic to determine the dominant output wavelength.Type: ApplicationFiled: February 9, 2009Publication date: December 9, 2010Applicant: NXP B.V.Inventors: Radu Surdeanu, Viet Nguyen Hoang, Benoit Bataillou, Pascal Bancken, David Van Steenwinckel
-
Patent number: 7838368Abstract: A transistor device is formed of a continuous linear nanostructure having a source region, a drain region and a channel region between the source and drain regions. The source (20) and drain (26) regions are formed of nanowire ania the channel region (24) is in the form of a nanotube. An insulated gate (32) is provided adjacent to the channel region (24) for controlling conduction i ni the channel region between the source and drain regions.Type: GrantFiled: July 12, 2005Date of Patent: November 23, 2010Assignee: NXP B.V.Inventors: Radu Surdeanu, Prabhat Agarwal, Abraham Rudolf Balkenende, Erik P. A. M. Bakkers
-
Patent number: 7839209Abstract: A tunnel transistor includes source diffusion (4) of opposite conductivity type to a drain diffusion (6) so that a depletion layer is formed between source and drain diffusions in a lower doped region (8). An insulated gate (16) controls the position and thickness of the depletion layer. The device includes a quantum well formed in accumulation layer (20) which is made of a different material to the lower layer (2) and cap layer (22).Type: GrantFiled: October 3, 2007Date of Patent: November 23, 2010Assignee: NXP B.V.Inventors: Gilberto Curatola, Prabhat Agarwal, Jan W. Slotboom, Godefridus A. M. Hurkx, Radu Surdeanu, Gerben Doornbos
-
Patent number: 7838371Abstract: A method of manufacturing a FET gate with a plurality of materials includes depositing a dummy region 8, and then forming a plurality of metallic layers 16, 18, 20 on gate dielectric 6 by conformally depositing a layer of each metallic layer and then anisotropically etching back to leave the metallic layer on the sides 10 of the dummy region. The dummy region is then removed leaving the metallic layers 16,18, 20 as the gate over the gate dielectric 6.Type: GrantFiled: October 25, 2007Date of Patent: November 23, 2010Assignee: NXP B.V.Inventors: Gerben Doornbos, Radu Surdeanu
-
Publication number: 20100264492Abstract: A semiconductor on insulator semiconductor device has metal or silicide source and drain contact regions (38, 40), activated source and drain regions (30, 32) and a body region (34). The structure may be a double gated SOI structure or a fully depleted (FD) SOI structure. A sharp intergace and low resistance are achieved with a process that uses spacers (28) and which fully replaces the full thickness of a semiconductor layer with the contact regions.Type: ApplicationFiled: June 6, 2006Publication date: October 21, 2010Inventors: Radu Surdeanu, Gerben Doornbos, Youri Ponomarev, Josine Loo
-
Patent number: 7791140Abstract: A double-gate FinFET and methods for its manufacture are provided. The FinFET includes first and second gates (72, 74) adjacent respective sides of the fin (20), with at least a portion of the first gate facing the fin being formed of polycrystalline silicon, and at least a portion of the second gate facing the fin being formed of a metal silicide compound. The different compositions of the two gates provide different respective work functions to reduce short channel effects.Type: GrantFiled: February 2, 2007Date of Patent: September 7, 2010Assignee: NXP B.V.Inventors: Mark Van Dal, Radu Surdeanu
-
Patent number: 7741182Abstract: The invention provides a method of fabricating an extremely short-length dual-gate FET, using conventional semi-conductor processing techniques, with extremely small and reproducible fins with a pitch and a width that are both smaller than can be obtained with photolithographic techniques. On a protrusion (2) on a substrate (1), a first layer (3) and a second layer (4) are formed, after which the top surface of the protrusion (2) is exposed. A portion of the first layer (3) is selectively removed relative to the protrusion (2) and the second layer (4), thereby creating a fin (6) and a trench (5). Also a method is presented to form a plurality of fins (6) and trenches (5). The dual-gate FET is created by forming a gate electrode (7) in the trench(es) (5) and a source and drain region. Further a method is presented to fabricate an extremely short-length asymmetric dual-gate FET with two gate electrodes that can be biased separately.Type: GrantFiled: January 23, 2006Date of Patent: June 22, 2010Assignee: NXP B.V.Inventors: Wibo Daniel Van Noort, Franciscus Petrus Widdershoven, Radu Surdeanu
-
Publication number: 20100097135Abstract: A tunnel transistor includes source diffusion (4) of opposite conductivity type to a drain diffusion (6) so that a depletion layer is formed between source and drain diffusions in a lower doped region (8). An insulated gate (16) controls the position and thickness of the depletion layer. The device includes a quantum well formed in accumulation layer (20) which is made of a different material to the lower layer (2) and cap layer (22).Type: ApplicationFiled: October 3, 2007Publication date: April 22, 2010Applicant: NXP, B.V.Inventors: Gilberto Curatola, Prabhat Agarwal, Jan W. Slotboom, Godefridus A.M. Hurkx, Radu Surdeanu
-
Publication number: 20100090302Abstract: A method of making a resonator, preferably a nano-resonator, includes starting with a FINFET structure with a central bar, first and second electrodes connected to the central bar, and third and fourth electrodes on either side of the central bar and separated from the central bar by gate dielectric. The structure is formed on a buried oxide layer. The gate dielectric and buried oxide layer are then selectively etched away to provide a nano-resonator structure with a resonator element 30, a pair of resonator electrodes (32,34), a control electrode (36) and a sensing electrode (38).Type: ApplicationFiled: October 5, 2007Publication date: April 15, 2010Applicant: NXP, B.V.Inventors: Viet Nguyen Hoang, Dirk Gravesteijn, Radu Surdeanu
-
Publication number: 20100068859Abstract: A method of manufacturing a FET gate with a plurality of materials includes depositing a dummy region 8, and then forming a plurality of metallic layers 16, 18, 20 on gate dielectric 6 by conformally depositing a layer of each metallic layer and the anisotropically etching back to leave the metallic layer on the sides 10 of the dummy region. The dummy region is then removed leaving the metallic layers 16,18, 20 as the gate over the gate dielectric 6.Type: ApplicationFiled: October 25, 2007Publication date: March 18, 2010Applicant: NXP, B.V.Inventors: Gerben Doornbos, Radu Surdeanu
-
Publication number: 20100041186Abstract: A method of manufacturing an I-MOS device includes forming a semiconductor layer (2) on a buried insulating layer (4). A gate structure (23) including a gate stack (14) is formed on the semiconductor layer, and used to (5) self align the formation of a source region (28) by implantation. Then, an etch step is used to selectively etch the gate structure (23) and this is followed by forming a drain region (36) by implantation. The method can precisely control the i-region length (38) between source region (28) and gate stack (14).Type: ApplicationFiled: December 12, 2007Publication date: February 18, 2010Applicant: NXP, B.V.Inventor: Radu Surdeanu
-
Patent number: 7659169Abstract: There is a method of manufacturing a semiconductor device with a dual gate field effect transistor, the method including a semiconductor body a semiconductor material having a surface with a source region and a drain region of a first conductivity type and with a channel region of a second conductivity type opposite to the first conductivity type between the source region and the drain region and with a first gate region separated from the surface of the semiconductor body by a first gate dielectric above the channel region and with a second gate region situated opposite to the first gate region and formed within a recess in an opposite surface of the semiconductor body so as to be separated from the channel region by a second gate dielectric wherein the recess is formed with a local change of the doping of the channel region and by etching starting from the opposite surface of the semiconductor body.Type: GrantFiled: August 10, 2005Date of Patent: February 9, 2010Assignee: NXP B.V.Inventors: Radu Surdeanu, Erwin Hijzen, Michael Antoine Zandt, Raymond Josephus Hueting
-
Patent number: 7642609Abstract: A metal-oxide-semiconductor (MOS) device having a body of single-crystal strontium titanate or barium titanate (10) is provided in which the body comprises a doped semiconductor region (24) adjacent a dielectric region (26). The body may further comprise a doped conductive region separated from the semiconductor region by the dielectric region. The material characteristics of single-crystal strontium titanate when doped in various ways are exploited to provide the insulating, conducting and semiconducting components of a MOS stack. Advantageously, the use of a single body avoids the presence of interface layers between the stack components which improves the characteristics of MOS devices such as field effect transistors.Type: GrantFiled: October 19, 2005Date of Patent: January 5, 2010Assignee: NXP B.V.Inventors: Yukiko Furukawa, Vincent Venezia, Radu Surdeanu
-
Publication number: 20090242987Abstract: A double-gate FinFET and methods for its manufacture are provided. The FinFET includes first and second gates (72, 74) adjacent respective sides of the fin (20), with at least a portion of the first gate facing the fin being formed of polycrystalline silicon, and at least a portion of the second gate facing the fin being formed of a metal suicide compound. The different compositions of the two gates provide different respective work functions to reduce short channel effects.Type: ApplicationFiled: February 2, 2007Publication date: October 1, 2009Applicant: NXP B.V.Inventors: Mark Van Dal, Radu Surdeanu
-
Publication number: 20090073746Abstract: A static random access memory means is provided. The SRAM memory means comprises a first pass-gate FET (T6) which is coupled between a first node (A) and a bitline-bar (BLB). A second pass-gate FET (T1) is coupled between a second node (B) and a bitline (BL). The second node (B) is coupled to the first pass-gate FET (T6) and the first pass-gate FET (T6) is switched according to the voltage (VB) at the second node (B). The first node (A) is coupled to the second pass-gate FET (T1). The second pass-gate FET (T1) is switched according to the voltage (VA) on the first node (A).Type: ApplicationFiled: April 19, 2007Publication date: March 19, 2009Applicant: NXP B.V.Inventors: Ranick K.M. Ng, Gerben Doornbos, Radu Surdeanu
-
Publication number: 20090065875Abstract: A metal-oxide-semiconductor (MOS) device having a body of single-crystal strontium titanate or barium titanate (10) is provided in which the body comprises a doped semiconductor region (24) adjacent a dielectric region (26). The body may further comprise a doped conductive region separated from the semiconductor region by the dielectric region. The material characteristics of single-crystal strontium titanate when doped in various ways are exploited to provide the insulating, conducting and semiconducting components of a MOS stack. Advantageously, the use of a single body avoids the presence of interface layers between the stack components which improves the characteristics of MOS devices such as field effect transistors.Type: ApplicationFiled: October 19, 2005Publication date: March 12, 2009Applicant: KONINKLIJKE PHILIPS ELECTRONICS N.V.Inventors: Yukiko Furukawa, Vincent C. Venezia, Radu Surdeanu
-
Publication number: 20080318375Abstract: The invention provides a method of fabricating an extremely short-length dual-gate FET, using conventional semi-conductor processing techniques, with extremely small and reproducible fins with a pitch and a width that are both smaller than can be obtained with photolithographic techniques. On a protrusion (2) on a substrate (1), a first layer (3) and a second layer (4) are formed, after which the top surface of the protrusion (2) is exposed. A portion of the first layer (3) is selectively removed relative to the protrusion (2) and the second layer (4), thereby creating a fin (6) and a trench (5). Also a method is presented to form a plurality of fins (6) and trenches (5). The dual-gate FET is created by forming a gate electrode (7) in the trench(es) (5) and a source and drain region. Further a method is presented to fabricate an extremely short-length asymmetric dual-gate FET with two gate electrodes that can be biased separately.Type: ApplicationFiled: January 23, 2006Publication date: December 25, 2008Applicant: NXP B.V.Inventors: Wibo Daniel Van Noort, Franciscus Petrus Widdershoven, Radu Surdeanu