Patents by Inventor Rafael Castro
Rafael Castro has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20220164306Abstract: A network interface peripheral device (NIP) may include a network interface for communicating with a network, and an interconnect interface for communicating with a processor subsystem. First buffers in the NIP may hold data received from and/or distributed to peer peripherals by the NIP, and second buffers may hold payload data of scheduled data streams transmitted to and/or received from the network by the NIP. Payload data from the data in the first buffers may be stored in the second buffers and transmitted to the network according to transmit events generated based on a received schedule. Data may be received from the network according to receive events generated based on the received schedule, and distributed from the second buffers to the first buffers. A centralized system configuration entity may generate the schedule, manage configuration of the NIP, and coordinate the internal configuration of the NIP with a network configuration flow.Type: ApplicationFiled: February 11, 2022Publication date: May 26, 2022Inventors: Sundeep Chandhoke, Glen O. Sescila, III, Rafael Castro Scorsi
-
Patent number: 10621025Abstract: A system may include a data acquisition hardware device (DAQ) for acquiring sample data and/or generating control signals, and a host system with memory that may store data samples and information associated with the DAQ and host system operations. The DAQ may push hardware status information to host memory, triggered by predetermined events taking place in the DAQ, e.g. timing events or interrupts. The DAQ may update dedicated buffers in host memory with status data for any of these events. The pushed status information may be read in a manner that allows detection of race conditions, and may be used to handle data acquisition, output control signaling, and interrupts as required without the host system having to query the DAQ. The DAQ may also detect data timing errors and report those data timing errors back to the host system, and also provide improved output operations using counters.Type: GrantFiled: May 16, 2018Date of Patent: April 14, 2020Assignee: National Instruments CorporationInventors: Rafael Castro Scorsi, Hector M. Rubio, Gerardo Daniel Domene-Ramirez
-
Publication number: 20200038222Abstract: A posture corrector device (1) that is arranged on the lumbar region and that includes a generally U-shaped stiffening inner structure (2) that remains housed within an external cover (3) that possesses wings (5) at its end. Preferably the wings (5) are foldable with respect to the central part of the device by means of folding lines (6) and the inner face of the wings possesses a pad (4) to rest the forearms. Also, a rucksack is provided that includes a foldable posture corrector device (1) determined by the existence of respective foldable wings (5) on both sides of the rear part (11a) of the bag (11) to support the forearms and forcing the user to straighten his back when he is wearing the rucksack (10).Type: ApplicationFiled: April 20, 2018Publication date: February 6, 2020Inventor: Rafael CASTRO LEON
-
Publication number: 20180322483Abstract: An integral system comprising a central computer platform (11) on a network that centralizes information related to the control of passengers and baggage to which are connected: control equipment (12) for passengers and baggage which measures a parameter of the carry-on baggage (21) used by a classifier to determine a category of the carry-on baggage (21) and which is compared with a condition defined by a transportation company; a payment point (13) providing the passenger with means for carrying out the pending payment, if the previous comparison indicates a pending payment; and an access management subsystem (14) that enables/disables the access to areas defined by the transportation company based on the previous comparison and whether the passenger has carried out, if they were so indicated previously, the pending payment in the payment point (13).Type: ApplicationFiled: November 7, 2016Publication date: November 8, 2018Inventor: Rafael CASTRO MAILLO
-
Publication number: 20180276175Abstract: A network interface peripheral device (NIP) may include a network interface for communicating with a network, and an interconnect interface for communicating with a processor subsystem. Peripheral data buffers (PDBs) in the NIP may hold data received from and/or distributed to peer peripherals by the NIP, and network data buffers (NDBs) may hold payload data of scheduled data streams transmitted to and/or received from the network by the NIP. A data handler in the NIP may generate the payload data from the data in the PDBs, and store the payload data in the NDBs according to scheduled data handler transmit events. The data handler may obtain the data from the payload data in the NDBs and store the obtained data in the PDBs according to scheduled data handler receive events.Type: ApplicationFiled: March 22, 2017Publication date: September 27, 2018Inventors: Sundeep Chandhoke, Glen O. Sescila, III, Rafael Castro Scorsi
-
Publication number: 20180267848Abstract: A system may include a data acquisition hardware device (DAQ) for acquiring sample data and/or generating control signals, and a host system with memory that may store data samples and information associated with the DAQ and host system operations. The DAQ may push hardware status information to host memory, triggered by predetermined events taking place in the DAQ, e.g. timing events or interrupts. The DAQ may update dedicated buffers in host memory with status data for any of these events. The pushed status information may be read in a manner that allows detection of race conditions, and may be used to handle data acquisition, output control signaling, and interrupts as required without the host system having to query the DAQ. The DAQ may also detect data timing errors and report those data timing errors back to the host system, and also provide improved output operations using counters.Type: ApplicationFiled: May 16, 2018Publication date: September 20, 2018Inventors: Rafael Castro Scorsi, Hector M. Rubio, Gerardo Daniel Domene-Ramirez
-
Patent number: 9996407Abstract: A system may include a processing unit executing program instructions (SW), a data acquisition (DAQ) hardware device for acquiring sample data and/or generating control signals, and host memory configured to store data samples and various data associated with the DAQ and processor operations. The DAQ device may push HW status information to host memory upon being triggered by predetermined events taking place in the DAQ device, e.g. timing events or interrupts, to avoid or reduce SW reads to the DAQ device. The DAQ device may update dedicated buffers in host memory with status data on any of these events. The status information pushed to memory may be read in a manner that allows detection of race conditions. Interrupts generated by the DAQ device may be similarly handled. Upon generating an interrupt, the DAQ device may gather information required to handle the interrupt, and push the information into system memory, along with information identifying the interrupt.Type: GrantFiled: March 31, 2016Date of Patent: June 12, 2018Assignee: National Instruments CorporationInventors: Rafael Castro Scorsi, Hector M. Rubio, Gerardo Daniel Domene-Ramirez
-
Publication number: 20160217028Abstract: A system may include a processing unit executing program instructions (SW), a data acquisition (DAQ) hardware device for acquiring sample data and/or generating control signals, and host memory configured to store data samples and various data associated with the DAQ and processor operations. The DAQ device may push HW status information to host memory upon being triggered by predetermined events taking place in the DAQ device, e.g. timing events or interrupts, to avoid or reduce SW reads to the DAQ device. The DAQ device may update dedicated buffers in host memory with status data on any of these events. The status information pushed to memory may be read in a manner that allows detection of race conditions. Interrupts generated by the DAQ device may be similarly handled. Upon generating an interrupt, the DAQ device may gather information required to handle the interrupt, and push the information into system memory, along with information identifying the interrupt.Type: ApplicationFiled: March 31, 2016Publication date: July 28, 2016Inventors: Rafael Castro Scorsi, Hector M. Rubio, Gerardo Daniel Domene-Ramirez
-
Patent number: 9323699Abstract: A system may include a processing unit executing program instructions (SW), a data acquisition (DAQ) hardware device for acquiring sample data and/or generating control signals, and host memory configured to store data samples and various data associated with the DAQ and processor operations. The DAQ device may push HW status information to host memory upon being triggered by predetermined events taking place in the DAQ device, e.g. timing events or interrupts, to avoid or reduce SW reads to the DAQ device. The DAQ device may update dedicated buffers in host memory with status data on any of these events. The status information pushed to memory may be read in a manner that allows detection of race conditions. Interrupts generated by the DAQ device may be similarly handled. Upon generating an interrupt, the DAQ device may gather information required to handle the interrupt, and push the information into system memory, along with information identifying the interrupt.Type: GrantFiled: January 7, 2014Date of Patent: April 26, 2016Assignee: National Instruments CorporationInventors: Rafael Castro Scorsi, Hector M. Rubio, Gerardo Daniel Domene-Ramirez
-
Publication number: 20150039272Abstract: A digitizer system (DS) may include one or more input channels to receive sample data, and an acquisition state machine (ASM) to organize the sample data into one or more acquisition records according to events of interest, and generate framing information corresponding to the one or more acquisition records. The events of interest may be identified by a trigger circuit in the DS, and relayed to the ASM for organizing the sample data. The DS may further include a data interface capable of receiving the one or more acquisition records and the framing information, encoding the one or more acquisition records and the framing information into encoded data, and transmitting the encoded data to an expansion module. The expansion module may receive the encoded data, decode the encoded data, and recover the sample data from the decoded data according to the framing information and the one or more acquisition records.Type: ApplicationFiled: July 31, 2013Publication date: February 5, 2015Applicant: NATIONAL INSTRUMENTS CORPORATIONInventors: Rafael Castro Scorsi, Kunal H. Patel, Hector Rubio
-
Patent number: 8942300Abstract: A digitizer system (DS) may include one or more input channels to receive sample data, and an acquisition state machine (ASM) to organize the sample data into one or more acquisition records according to events of interest, and generate framing information corresponding to the one or more acquisition records. The events of interest may be identified by a trigger circuit in the DS, and relayed to the ASM for organizing the sample data. The DS may further include a data interface capable of receiving the one or more acquisition records and the framing information, encoding the one or more acquisition records and the framing information into encoded data, and transmitting the encoded data to an expansion module. The expansion module may receive the encoded data, decode the encoded data, and recover the sample data from the decoded data according to the framing information and the one or more acquisition records.Type: GrantFiled: July 31, 2013Date of Patent: January 27, 2015Assignee: National Instruments CorporationInventors: Rafael Castro Scorsi, Kunal H. Patel, Hector Rubio
-
Patent number: 8862795Abstract: System and method for hardware implemented accumulation of waveform data. A digitizer is provided that includes first and second memory banks. A first waveform is stored in chunks alternating between successive buffers in the first and second memory banks, and concurrently, the first and second chunks may be transferred to first and second FIFOs, respectively, which may be accumulated with respective first and second chunks of a second waveform into the first and second memory banks. This process may be repeated for respective successive pairs of the first and second waveforms, where the first and second memory banks and FIFOs are used in an alternating manner, and further, to accumulate additional waveforms, where previously stored (and accumulated) waveform data are accumulated chunkwise with successive additional waveform data, and where at least some of the accumulation is performed concurrently with waveform data transfers to and from the memory banks and FIFOs.Type: GrantFiled: September 13, 2013Date of Patent: October 14, 2014Assignee: National Instruments CorporationInventor: Rafael Castro Scorsi
-
Publication number: 20140129752Abstract: A system may include a processing unit executing program instructions (SW), a data acquisition (DAQ) hardware device for acquiring sample data and/or generating control signals, and host memory configured to store data samples and various data associated with the DAQ and processor operations. The DAQ device may push HW status information to host memory upon being triggered by predetermined events taking place in the DAQ device, e.g. timing events or interrupts, to avoid or reduce SW reads to the DAQ device. The DAQ device may update dedicated buffers in host memory with status data on any of these events. The status information pushed to memory may be read in a manner that allows detection of race conditions. Interrupts generated by the DAQ device may be similarly handled. Upon generating an interrupt, the DAQ device may gather information required to handle the interrupt, and push the information into system memory, along with information identifying the interrupt.Type: ApplicationFiled: January 7, 2014Publication date: May 8, 2014Applicant: NATIONAL INSTRUMENTS CORPORATIONInventors: Rafael Castro Scorsi, Hector M. Rubio, Gerardo Daniel Domene-Ramirez
-
Publication number: 20140075059Abstract: System and method for hardware implemented accumulation of waveform data. A digitizer is provided that includes first and second memory banks. A first waveform is stored in chunks alternating between successive buffers in the first and second memory banks, and concurrently, the first and second chunks may be transferred to first and second FIFOs, respectively, which may be accumulated with respective first and second chunks of a second waveform into the first and second memory banks. This process may be repeated for respective successive pairs of the first and second waveforms, where the first and second memory banks and FIFOs are used in an alternating manner, and further, to accumulate additional waveforms, where previously stored (and accumulated) waveform data are accumulated chunkwise with successive additional waveform data, and where at least some of the accumulation is performed concurrently with waveform data transfers to and from the memory banks and FIFOs.Type: ApplicationFiled: September 13, 2013Publication date: March 13, 2014Applicant: NATIONAL INSTRUMENTS CORPORATIONInventor: Rafael Castro Scorsi
-
Patent number: 8645589Abstract: A system may include a processing unit executing program instructions (SW), a data acquisition (DAQ) hardware device for acquiring sample data and/or generating control signals, and host memory configured to store data samples and various data associated with the DAQ and processor operations. The DAQ device may push HW status information to host memory upon being triggered by predetermined events taking place in the DAQ device, e.g. timing events or interrupts, to avoid or reduce SW reads to the DAQ device. The DAQ device may update dedicated buffers in host memory with status data on any of these events. The status information pushed to memory may be read in a manner that allows detection of race conditions. Interrupts generated by the DAQ device may be similarly handled. Upon generating an interrupt, the DAQ device may gather information required to handle the interrupt, and push the information into system memory, along with information identifying the interrupt.Type: GrantFiled: August 3, 2009Date of Patent: February 4, 2014Assignee: National Instruments CorporationInventors: Rafael Castro Scorsi, Hector Rubio, Daniel Domene
-
Patent number: 8458371Abstract: Provided in some embodiment is a computer system, including a first peripheral device, having a first external data input, a first peripheral storage device to store the measurement data, a first peripheral device output to couple to a system interconnect of the computer system. The first peripheral device capable of receiving measurement data via the external data input the first peripheral device capable of transferring at least a portion of the measurement data to a second peripheral device of the computer system via the system interconnect, and where the second peripheral device is capable of processing at least a portion of the measurement data transferred to the second peripheral device.Type: GrantFiled: August 3, 2009Date of Patent: June 4, 2013Assignee: National Instruments CorporationInventors: Rafael Castro Scorsi, Neil S. Feiereisel, Glen O. Sescila, III, Craig M. Conway, Brian Keith Odom, M. Dean Brockhausen, Jr.
-
Patent number: 8392740Abstract: An analog-to-digital-converter (ADC) timing engine may simplify the use of Delta-Sigma ADCs by compensating for the group-delay of the ADC. The compensation may render the group-delay corresponding to the ADC largely transparent to the end-user of the ADC. Therefore, multiple ADCs may be easily synchronized with each other, even if they have different group-delays, and they may further be synchronized with other types of ADCs that do not have group-delays. The data from the ADCs may also be synchronized with external events. The ADC timing engine (ATE) may be programmed with a number of parameters to set proper delays taking into account not only the group-delays corresponding to the various ADC, but delays stemming from a variety of other sources. Multiple ATEs may be synchronized with each other to ensure that data acquisition by the participating ADCs is started and/or stopped at the same point in time.Type: GrantFiled: April 2, 2010Date of Patent: March 5, 2013Assignee: National Instruments CorporationInventors: Adam H. Dewhirst, Rafael Castro Scorsi
-
Patent number: 8176351Abstract: One or more counter units of a data acquisition device used to perform sampling operations. Each of the counter units is configurable to operate in a selected one of a plurality of modes. During operation, at least one of the counter units may receive a measurement signal (or input signal) acquired by the data acquisition device and also a sample clock signal. The counter unit may sample the measurement signal based on the selected operational mode and timing of the sample clock, and at a rate that is independent of the frequency of the measurement signal. Furthermore, the counter unit may sample the measurement signal based on a selected one of a plurality of timing modes associated with the sample clock signal. The counter units may take samples of the measurement signal to perform at least one of the following types of measurements: period, frequency, pulse-width, semi-period, time separation, or event counting.Type: GrantFiled: June 26, 2007Date of Patent: May 8, 2012Assignee: National Instruments CorporationInventors: Rafael Castro, Brian Keith Odom
-
Patent number: 8144828Abstract: A counter module may include a first set of registers configured to store respective sets of first control data, a second set of registers configured to store respective sets of second control data, a first counter and a second counter. The first counter may be coupled to the first set of registers and may receive counter input signals and an internal control signal, and generate a first count output and a first terminal count output according to one of the respective sets of the first control data, the internal control signal, and the counter input signals. The second counter may be coupled to the first counter and to the second set of registers, and may receive the counter input signals, generate the internal control signal, and generate a second count output and a second terminal count output according to one of the respective sets of the second control data and the counter input signals.Type: GrantFiled: August 3, 2009Date of Patent: March 27, 2012Assignee: National Instruments CorporationInventors: Rafael Castro Scorsi, Brian Keith Odom
-
Publication number: 20110246809Abstract: An analog-to-digital-converter (ADC) timing engine may simplify the use of Delta-Sigma ADCs by compensating for the group-delay of the ADC. The compensation may render the group-delay corresponding to the ADC largely transparent to the end-user of the ADC. Therefore, multiple ADCs may be easily synchronized with each other, even if they have different group-delays, and they may further be synchronized with other types of ADCs that do not have group-delays. The data from the ADCs may also be synchronized with external events. The ADC timing engine (ATE) may be programmed with a number of parameters to set proper delays taking into account not only the group-delays corresponding to the various ADC, but delays stemming from a variety of other sources. Multiple ATEs may be synchronized with each other to ensure that data acquisition by the participating ADCs is started and/or stopped at the same point in time.Type: ApplicationFiled: April 2, 2010Publication date: October 6, 2011Inventors: Adam H. Dewhirst, Rafael Castro Scorsi