Patents by Inventor Rahul Shringarpure
Rahul Shringarpure has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10840857Abstract: A transimpedance amplifier (TIA) device. The device includes a photodiode coupled to a differential TIA with a first and second TIA, which is followed by a Level Shifting/Differential Amplifier (LS/DA). The photodiode is coupled between a first and a second input terminal of the first and second TIAs, respectively. The LS/DA can be coupled to a first and second output terminal of the first and second TIAs, respectively. The TIA device includes a semiconductor substrate comprising a plurality of CMOS cells, which can be configured using 28 nm process technology to the first and second TIAs. Each of the CMOS cells can include a deep n-type well region. The second TIA can be configured using a plurality CMOS cells such that the second input terminal is operable at any positive voltage level with respect to an applied voltage to a deep n-well for each of the plurality of second CMOS cells.Type: GrantFiled: March 11, 2019Date of Patent: November 17, 2020Assignee: INPHI CORPORATIONInventors: Rahul Shringarpure, Tom Peter Edward Broekaert, Gaurav Mahajan
-
Publication number: 20190207568Abstract: A transimpedance amplifier (TIA) device. The device includes a photodiode coupled to a differential TIA with a first and second TIA, which is followed by a Level Shifting/Differential Amplifier (LS/DA). The photodiode is coupled between a first and a second input terminal of the first and second TIAs, respectively. The LS/DA can be coupled to a first and second output terminal of the first and second TIAs, respectively. The TIA device includes a semiconductor substrate comprising a plurality of CMOS cells, which can be configured using 28 nm process technology to the first and second TIAs. Each of the CMOS cells can include a deep n-type well region. The second TIA can be configured using a plurality CMOS cells such that the second input terminal is operable at any positive voltage level with respect to an applied voltage to a deep n-well for each of the plurality of second CMOS cells.Type: ApplicationFiled: March 11, 2019Publication date: July 4, 2019Inventors: Rahul SHRINGARPURE, Tom Peter Edward BROEKAERT, Gaurav MAHAJAN
-
Patent number: 10270403Abstract: A transimpedance amplifier (TIA) device. The device includes a photodiode coupled to a differential TIA with a first and second TIA, which is followed by a Level Shifting/Differential Amplifier (LS/DA). The photodiode is coupled between a first and a second input terminal of the first and second TIAs, respectively. The LS/DA can be coupled to a first and second output terminal of the first and second TIAs, respectively. The TIA device includes a semiconductor substrate comprising a plurality of CMOS cells, which can be configured using 28 nm process technology to the first and second TIAs. Each of the CMOS cells can include a deep n-type well region. The second TIA can be configured using a plurality CMOS cells such that the second input terminal is operable at any positive voltage level with respect to an applied voltage to a deep n-well for each of the plurality of second CMOS cells.Type: GrantFiled: September 19, 2017Date of Patent: April 23, 2019Assignee: INPHI CORPORATIONInventors: Rahul Shringarpure, Tom Peter Edward Broekaert, Gaurav Mahajan
-
Publication number: 20180034432Abstract: A burst-mode TIA circuit for use in PON receivers is provided that supports multiple data rates, has high receiver sensitivity, wide dynamic range, and that performs burst-mode synchronization very quickly. The multi-rate burst-mode TIA circuit has a high-speed data path that has low input-referred noise. Based on the chosen data rate at which the multi-rate burst-mode TIA circuit will operate, the rate select switch selects an appropriate feedback resistor of the resistive feedback network.Type: ApplicationFiled: July 31, 2016Publication date: February 1, 2018Inventors: Rahul Shringarpure, Georgios Asmanis, Faouzi Chaahoub, Kartikeya Gupta
-
Patent number: 9882539Abstract: A burst-mode TIA circuit for use in PON receivers is provided that supports multiple data rates, has high receiver sensitivity, wide dynamic range, and that performs burst-mode synchronization very quickly. The multi-rate burst-mode TIA circuit has a high-speed data path that has low input-referred noise. Based on the chosen data rate at which the multi-rate burst-mode TIA circuit will operate, the rate select switch selects an appropriate feedback resistor of the resistive feedback network.Type: GrantFiled: July 31, 2016Date of Patent: January 30, 2018Assignee: Avago Technologies General IP (Singapore) Pte. Ltd.Inventors: Rahul Shringarpure, Georgios Asmanis, Faouzi Chaahoub, Kartikeya Gupta
-
Publication number: 20180006617Abstract: A transimpedance amplifier (TIA) device. The device includes a photodiode coupled to a differential TIA with a first and second TIA, which is followed by a Level Shifting/Differential Amplifier (LS/DA). The photodiode is coupled between a first and a second input terminal of the first and second TIAs, respectively. The LS/DA can be coupled to a first and second output terminal of the first and second TIAs, respectively. The TIA device includes a semiconductor substrate comprising a plurality of CMOS cells, which can be configured using 28 nm process technology to the first and second TIAs. Each of the CMOS cells can include a deep n-type well region. The second TIA can be configured using a plurality CMOS cells such that the second input terminal is operable at any positive voltage level with respect to an applied voltage to a deep n-well for each of the plurality of second CMOS cells.Type: ApplicationFiled: September 19, 2017Publication date: January 4, 2018Inventors: Rahul SHRINGARPURE, Tom Peter Edward BROEKAERT, Gaurav MAHAJAN
-
Patent number: 9826291Abstract: An amplifier, a circuit, and an optical communication system are provided. The disclosed amplifier may include a single-to-differential variable gain amplifier having a variable resistor switch that substantially always operates in a triode region at all time. Said another way, the resistor switch is configured to operate in a triode region regardless of whether or not a first portion of an input signal to the variable gain amplifier is larger than a second portion of the input signal. The disclosed scheme helps to keep the variable resistor switch in the triode region in all cases of operation, thereby maintaining the linearity condition and reducing distortion in the variable gain amplifier.Type: GrantFiled: October 9, 2015Date of Patent: November 21, 2017Assignee: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.Inventors: Rahul Shringarpure, Chakravartula Nallani, Georgios Asmanis, Faouzi Chaahoub
-
Patent number: 9793863Abstract: A transimpedance amplifier (TIA) device. The device includes a photodiode coupled to a differential TIA with a first and second TIA, which is followed by a Level Shifting/Differential Amplifier (LS/DA). The photodiode is coupled between a first and a second input terminal of the first and second TIAs, respectively. The LS/DA can be coupled to a first and second output terminal of the first and second TIAs, respectively. The TIA device includes a semiconductor substrate comprising a plurality of CMOS cells, which can be configured using 28 nm process technology to the first and second TIAs. Each of the CMOS cells can include a deep n-type well region. The second TIA can be configured using a plurality CMOS cells such that the second input terminal is operable at any positive voltage level with respect to an applied voltage to a deep n-well for each of the plurality of second CMOS cells.Type: GrantFiled: January 4, 2016Date of Patent: October 17, 2017Assignee: INPHI CORPORATIONInventors: Rahul Shringarpure, Tom Peter Edward Broekaert, Gaurav Mahajan
-
Patent number: 9787272Abstract: An amplifier, a circuit, and an optical communication system are provided. The disclosed amplifier may include a first transistor receiving a first portion of an input signal received at the amplifier, a second transistor receiving a second portion of the input signal, an automatic gain control signal that is dynamically adjustable in response to variations in an output of the amplifier, and a varactor that has its capacitance adjusted by changes in the automatic gain control signal and, as a result, adjusts a position of a pole in a transfer function of the amplifier.Type: GrantFiled: October 30, 2015Date of Patent: October 10, 2017Assignee: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.Inventors: Chakravartula Nallani, Rahul Shringarpure, Georgios Asmanis, Faouzi Chaahoub, Kishan Venkataramu
-
Publication number: 20170126191Abstract: An amplifier, a circuit, and an optical communication system are provided. The disclosed amplifier may include a first transistor receiving a first portion of an input signal received at the amplifier, a second transistor receiving a second portion of the input signal, an automatic gain control signal that is dynamically adjustable in response to variations in an output of the amplifier, and a varactor that has its capacitance adjusted by changes in the automatic gain control signal and, as a result, adjusts a position of a pole in a transfer function of the amplifier.Type: ApplicationFiled: October 30, 2015Publication date: May 4, 2017Inventors: Chakravartula Nallani, Rahul Shringarpure, Georgios Asmanis, Faouzi Chaahoub, Kishan Venkataramu
-
Publication number: 20170105059Abstract: An amplifier, a circuit, and an optical communication system are provided. The disclosed amplifier may include a single-to-differential variable gain amplifier having a variable resistor switch that substantially always operates in a triode region at all time. Said another way, the resistor switch is configured to operate in a triode region regardless of whether or not a first portion of an input signal to the variable gain amplifier is larger than a second portion of the input signal. The disclosed scheme helps to keep the variable resistor switch in the triode region in all cases of operation, thereby maintaining the linearity condition and reducing distortion in the variable gain amplifier.Type: ApplicationFiled: October 9, 2015Publication date: April 13, 2017Inventors: Rahul Shringarpure, Chakravartula Nallani, Georgios Asmanis, Faouzi Chaahoub
-
Patent number: 9590801Abstract: An optical communication system, a circuit, and a method of operating an optical communication system are provided. The optical communication system is disclosed to include a photodiode configured to receive optical signals and convert the received optical signals into electrical signals, a Trans-Impedance Amplifier (TIA) electrically connected with the photodiode such that the TIA receives the electrical signals from the photodiode and is configured to convert the electrical signals received from the photodiode into amplified electrical signals, and a feedback loop connected between an input of the TIA and an output of the TIA that includes a switchable capacitor bank connected thereto which introduces at least one zero into a feedback factor transfer function of the TIA thereby tuning out poles or equalizing delay introduced by a TIA input network connected between the photodiode and the input of the TIA.Type: GrantFiled: October 12, 2015Date of Patent: March 7, 2017Assignee: Avago Technologies General IP (Singapore) Pte. Ltd.Inventors: Rahul Shringarpure, Chakravartula Nallani, Georgios Asmanis, Faouzi Chaahoub, Kishan Venkataramu
-
Publication number: 20160118947Abstract: A transimpedance amplifier (TIA) device. The device includes a photodiode coupled to a differential TIA with a first and second TIA, which is followed by a Level Shifting/Differential Amplifier (LS/DA). The photodiode is coupled between a first and a second input terminal of the first and second TIAs, respectively. The LS/DA can be coupled to a first and second output terminal of the first and second TIAs, respectively. The TIA device includes a semiconductor substrate comprising a plurality of CMOS cells, which can be configured using 28 nm process technology to the first and second TIAs. Each of the CMOS cells can include a deep n-type well region. The second TIA can be configured using a plurality CMOS cells such that the second input terminal is operable at any positive voltage level with respect to an applied voltage to a deep n-well for each of the plurality of second CMOS cells.Type: ApplicationFiled: January 4, 2016Publication date: April 28, 2016Inventors: Rahul Shringarpure, Tom Peter Edward Broekaert, Gaurav Mahajan
-
Patent number: 9264001Abstract: A transimpedance amplifier (TIA) device. The device includes a photodiode coupled to a differential TIA with a first and second TIA, which is followed by a Level Shifting/Differential Amplifier (LS/DA). The photodiode is coupled between a first and a second input terminal of the first and second TIAs, respectively. The LS/DA can be coupled to a first and second output terminal of the first and second TIAs, respectively. The TIA device includes a semiconductor substrate comprising a plurality of CMOS cells, which can be configured using 28 nm process technology to the first and second TIAs. Each of the CMOS cells can include a deep n-type well region. The second TIA can be configured using a plurality CMOS cells such that the second input terminal is operable at any positive voltage level with respect to an applied voltage to a deep n-well for each of the plurality of second CMOS cells.Type: GrantFiled: July 24, 2014Date of Patent: February 16, 2016Assignee: INPHI CORPORATIONInventors: Rahul Shringarpure, Tom Peter Edward Broekaert, Gaurav Mahajan
-
Publication number: 20150086221Abstract: A transimpedance amplifier (TIA) device. The device includes a photodiode coupled to a differential TIA with a first and second TIA, which is followed by a Level Shifting/Differential Amplifier (LS/DA). The photodiode is coupled between a first and a second input terminal of the first and second TIAs, respectively. The LS/DA can be coupled to a first and second output terminal of the first and second TIAs, respectively. The TIA device includes a semiconductor substrate comprising a plurality of CMOS cells, which can be configured using 28 nm process technology to the first and second TIAs. Each of the CMOS cells can include a deep n-type well region. The second TIA can be configured using a plurality CMOS cells such that the second input terminal is operable at any positive voltage level with respect to an applied voltage to a deep n-well for each of the plurality of second CMOS cells.Type: ApplicationFiled: July 24, 2014Publication date: March 26, 2015Inventors: Rahul SHRINGARPURE, Tom Peter Edward BROEKAERT, Gaurav MAHAJAN
-
Patent number: 8433098Abstract: Disclosed is a method and system for generic object detection using block-based feature computation and, more specifically, a method and system for massively parallel computation of object features sets according to an optimized clock-cycle matrix. The method uses an array of correlators to calculate block sums for each section of the image to be analyzed. A greedy heuristic scheduling algorithm is executed to produce an optimized clock cycle matrix such that overlapping features which use the same block sum do not attempt to access the block at the same time, thereby avoiding race memory conditions. The processing system can employ any of a variety of hardwired Very Large Scale Integration (VLSI) chips such as Field Programmable Gate Arrays (FPGAs), Digital Signal Processors (DSPs) and Application Specific Integrated Circuits (ASICs).Type: GrantFiled: June 27, 2012Date of Patent: April 30, 2013Assignee: HRL Laboratories, LLCInventors: Swarup Medasani, Rahul Shringarpure
-
Patent number: 8397133Abstract: Embodiments of circuits and method for dual redundant register files with error detection and correction mechanisms are described herein. Other embodiments and related examples are also described herein.Type: GrantFiled: November 25, 2009Date of Patent: March 12, 2013Assignee: Arizona Board of Regents for and on behalf of Arizona State UniversityInventors: Lawrence T. Clark, Dan W. Patterson, Xiaoyin Yao, David Pettit, Rahul Shringarpure
-
Patent number: 8270671Abstract: Disclosed is a method and system for generic object detection using block-based feature computation and, more specifically, a method and system for massively parallel computation of object features sets according to an optimized clock-cycle matrix. The method uses an array of correlators to calculate block sums for each section of the image to be analyzed. A greedy heuristic scheduling algorithm is executed to produce an optimized clock cycle matrix such that overlapping features which use the same block sum do not attempt to access the block at the same time, thereby avoiding race memory conditions. The processing system can employ any of a variety of hardwired Very Large Scale Integration (VLSI) chips such as Field Programmable Gate Arrays (FPGAs), Digital Signal Processors (DSPs) and Application Specific Integrated Circuits (ASICs).Type: GrantFiled: February 27, 2009Date of Patent: September 18, 2012Assignee: HRL Laboratories, LLCInventors: Swarup Medasani, Rahul Shringarpure
-
Patent number: 8035435Abstract: Circuits, demultiplexers, and methods are disclosed. A circuit includes a reference clock input to receive clock pulses at a reference clock speed. An internal divided clock input receives a divided clock signal from a clock divider that is driven by the clock pulses. The clock divider generates the divided clock signal at a second clock speed that is a fraction of the reference clock speed. An external divided clock input receives an external divided clock signal. The external divided clock signal is driven by the clock pulses and operates at the second clock speed. A clock transition synchronization circuit suppresses application of one or more of the clock pulses to the clock divider when the divided clock signal transitions between clock states out of synchronization with the external divided clock signal.Type: GrantFiled: September 25, 2009Date of Patent: October 11, 2011Assignee: The Boeing CompanyInventors: Rahul Shringarpure, Cynthia D. Baringer
-
Publication number: 20100269022Abstract: Embodiments of circuits and method for dual redundant register files with error detection and correction mechanisms are described herein. Other embodiments and related examples are also described herein.Type: ApplicationFiled: November 25, 2009Publication date: October 21, 2010Applicant: Arizona Board of Regents, for and behalf of Arizona State UniversityInventors: Lawrence T. Clark, Dan W. Patterson, Xiaoyin Yao, David Pettit, Rahul Shringarpure