Patents by Inventor Rajesh Rao
Rajesh Rao has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8080439Abstract: A method of making a phase change random access memory (PCM) device comprises forming a PCM stack that includes a heater layer, phase change material layer, and a top electrode layer. A top protection layer is formed overlying the PCM stack. The top protection layer and a first portion of the PCM stack are then patterned, wherein the first portion of the PCM stack excludes the heater layer. A sidewall protection feature is formed along a sidewall of the patterned top protection layer and first portion of the PCM stack. The heater layer is etched using (i) the sidewall protection feature and (ii) the patterned top protection layer and first portion of the PCM stack collectively as a mask to form a self-aligned heater layer bottom electrode of the PCRAM stack, thereby completing a memory bit of the PCRAM device.Type: GrantFiled: February 28, 2008Date of Patent: December 20, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Arturo M. Martinez, Jr., Rajesh A. Rao
-
Publication number: 20110271296Abstract: A TV-set is equipped with HDMI and USB connections that allow it to display and run audio-video content from a variety of conventional consumer devices. The TV-set is further equipped to provide a secure HDMI-USB interface that will allow the transfer of licensed high definition content and Internet subscriber services. Such secure HDMI-USB interface also enables a selection of proprietary application modules to be attached. Downloadable user interface templates, much like XML style sheets, are rendered to a user interface displayed on the screen. These are associated with corresponding thumbnails and URI's that allow a user to surf through lists and catalogs of materials, and then to play them in the appropriate formats and provide the machine with a customized controller. A remote commander is simplified, yet expanded to control all the attached devices through interactions with the user interface.Type: ApplicationFiled: July 14, 2011Publication date: November 3, 2011Applicants: SONY ELECTRONICS INC., SONY CORPORATIONInventors: Edgar Tu, David Boyden, Takashi Hironaka, Thomas Dawson, George Williams, Ludovic Douillet, Rajesh Rao, Peter Rae Shintani, Djung Nguyen, Milton Frazier, Ian Charles Matthews, Behram Mario Dacosta, Robert Hardacker, Nicholas James Colsey, Mark Hanson, Jason R. Meerbergen, Leo Mark Pedlow, Rolf Toft
-
Patent number: 7996869Abstract: A TV-set is equipped with HDMI and USB connections that allow it to display and run audio-video content from a variety of conventional consumer devices. The TV-set is further equipped to provide a secure HDMI-USB interface that will allow the transfer of licensed high definition content and Internet subscriber services. Such secure HDMI-USB interface also enables a selection of proprietary application modules to be attached. Downloadable user interface templates, much like XML style sheets, are rendered to a user interface displayed on the screen. These are associated with corresponding thumbnails and URI's that allow a user to surf through lists and catalogs of materials, and then to play them in the appropriate formats and provide the machine with a customized controller. A remote commander is simplified, yet expanded to control all the attached devices through interactions with the user interface.Type: GrantFiled: August 16, 2007Date of Patent: August 9, 2011Assignees: Sony Corporation, Sony Electronics, Inc.Inventors: Edgar Tu, David Boyden, Takashi Hironaka, Thomas Dawson, George Williams, Ludovic Douillet, Rajesh Rao, Peter Rae Shintani, Djung Nguyen, Milton Frazier, Ian Charles Matthews, Behram Mario Dacosta, Robert Hardacker, Nicholas James Colsey, Mark Hanson, Jason R. Meerbergen, Leo Mark Pedlow, Rolf Toft
-
Patent number: 7932189Abstract: An electronic device can include a layer of discontinuous storage elements. A dielectric layer overlying the discontinuous storage elements can be substantially hydrogen-free. A process of forming the electronic device can include forming a layer including silicon over the discontinuous storage elements. In one embodiment, the process includes oxidizing at least substantially all of the layer. In another embodiment, the process includes forming the layer using a substantially hydrogen-free silicon precursor material and oxidizing at least substantially all of the layer.Type: GrantFiled: January 26, 2007Date of Patent: April 26, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Tushar P. Merchant, Chun-Li Liu, Ramachandran Muralidhar, Marius K. Orlowski, Rajesh A. Rao, Matthew Stoker
-
Patent number: 7897613Abstract: The present invention relates to novel crystalline forms of the platelet aggregation inhibitor (+)-(S)-methyl-2-(2-chlorophenyl)-(6,7-dihydro-4H-thieno[3,2-c]pyrid-5-yl)acetate, clopidogrel (1), in the form of hydrogen bromide salts, identified as polymorph forms 1, 2 and 3. The present invention further relates to processes for preparing such forms, pharmaceutical compositions comprising such forms, and uses for such forms and compositions. The pharmaceutical compositions may be used, in particular, for inhibiting platelet aggregation or for treating, preventing or managing thrombosis, atherothrombosis, an atherothrombotic event, ischaemic stroke, myocardial infarction, non-Q-wave myocardial infarction, atherosclerosis, peripheral arterial disease, or unstable angina. The present invention also relates to methods of treating said disorders. Formula (1).Type: GrantFiled: September 9, 2004Date of Patent: March 1, 2011Assignee: Generics [UK] LimitedInventors: Ramakrishnan Arul, Ajay Singh Rawat, Maheshkumar Gadakar, Rajesh Rao, Abhinay Pise, Jason Gray
-
Publication number: 20110001113Abstract: A phase change memory cell has a first electrode, a plurality of pillars, and a second electrode. The plurality of pillars are electrically coupled with the first electrode. Each of the pillars comprises a phase change material portion and a heater material portion. The second electrode is electrically coupled to each of the pillars. In some examples, the pillars have a width less than 20 nanometers.Type: ApplicationFiled: September 14, 2010Publication date: January 6, 2011Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Ramachandran Muralidhar, Tushar P. Merchant, Rajesh A. Rao
-
Patent number: 7820491Abstract: A semiconductor device has a semiconductor substrate that in turn has a top semiconductor layer portion and a major supporting portion under the top semiconductor layer portion. An interconnect layer is over the semiconductor layer. A memory array is in a portion of the top semiconductor layer portion and a portion of the interconnect layer. The memory is erased by removing at least a portion of the major supporting portion and, after the step of removing, applying light to the memory array from a side opposite the interconnect layer. The result is that the memory array receives light from the backside and is erased.Type: GrantFiled: January 5, 2007Date of Patent: October 26, 2010Assignee: Freescale Semiconductor, Inc.Inventors: Rajesh A. Rao, Leo Mathew, Ramachandran Muralidhar, Bruce E. White
-
Patent number: 7816211Abstract: A semiconductor device is made on a semiconductor substrate. A first insulating layer is formed on the semiconductor substrate for use as a gate dielectric for a high voltage transistor in a first region of the semiconductor substrate. After the first insulating layer is formed, a second insulating layer is formed on the semiconductor substrate for use as a gate dielectric for a non-volatile memory transistor in a second region of the substrate. After the second insulating layer is formed, a third insulating layer is formed on the semiconductor substrate for use as a gate dielectric for a logic transistor in a third region of the substrate.Type: GrantFiled: January 26, 2007Date of Patent: October 19, 2010Assignee: Freescale Semiconductor, Inc.Inventors: Rajesh A. Rao, Ramachandran Muralidhar
-
Patent number: 7811886Abstract: A semiconductor process and apparatus are disclosed for forming a split-gate thin film storage NVM device (10) by forming a select gate structure (3) on a first dielectric layer (2) over a substrate (1); forming a control gate structure (6) on a second dielectric layer (5) having embedded nanocrystals (15, 16) so that the control gate (6) is adjacent to the select gate structure (3) but separated therefrom by a gap (8); forming a floating doped region (4) in the substrate (1) below the gap (8) formed between the select gate structure and control gate structure; and forming source/drain regions (11, 12) in the substrate to define a channel region that includes the floating doped region (4).Type: GrantFiled: February 6, 2007Date of Patent: October 12, 2010Assignee: Freescale Semiconductor, Inc.Inventors: Brian A. Winstead, Taras A. Kirichenko, Konstantin V. Loiko, Ramachandran Muralidhar, Rajesh A. Rao, Sung-Taeg Kang, Ko-Min Chang, Jane Yater
-
Patent number: 7811851Abstract: A phase change memory cell has a first electrode, a plurality of pillars, and a second electrode. The plurality of pillars are electrically coupled with the first electrode. Each of the pillars comprises a phase change material portion and a heater material portion. The second electrode is electrically coupled to each of the pillars. In some examples, the pillars have a width less than 20 nanometers.Type: GrantFiled: September 28, 2007Date of Patent: October 12, 2010Assignee: Freescale Semiconductor, Inc.Inventors: Ramachandran Muralidhar, Tushar P. Merchant, Rajesh A. Rao
-
Patent number: 7800164Abstract: A method of forming a semiconductor device includes forming a first dielectric layer over a semiconductor substrate, forming a plurality of discrete storage elements over the first dielectric layer, thermally oxidizing the plurality of discrete storage elements to form a second dielectrics over the plurality of discrete storage elements, and forming a gate electrode over the second dielectric layer, wherein a significant portion of the gate electrode is between pairs of the plurality of discrete storage elements. In one embodiment, portions of the gate electrode is in the spaces between the discrete storage elements and extends to more than half of the depth of the spaces.Type: GrantFiled: March 4, 2009Date of Patent: September 21, 2010Assignee: Freescale Semiconductor, Inc.Inventors: Ramachandran Muralidhar, Rajesh A. Rao, Michael A. Sadd, Bruce E. White
-
Patent number: 7795091Abstract: A split-gate memory device has a select gate having a first work function overlying a first portion of a substrate. A control gate having a second work function overlies a second portion of the substrate proximate the first portion. When the majority carriers of the split-gate memory device are electrons, the first work function is greater than the second work function. When the majority carriers of the split-gate memory device are holes, the first work function is less than the second work function. First and second current electrodes in the substrate are separated by a channel that underlies the control gate and select gate. The differing work functions of the control gate and the select gate result in differing threshold voltages for each gate to optimize device performance. For an N-channel device, the select gate is P conductivity and the control gate is N conductivity.Type: GrantFiled: April 30, 2008Date of Patent: September 14, 2010Inventors: Brian A. Winstead, Rajesh A. Rao, Spencer E. Williams
-
Publication number: 20100196311Abstract: Provided are compositions and methods for enhancing immune responses to an antigen. The compositions contain an isolated population of CD8+T cells and an inhibitor of mammalian target of rapamycin (mTOR). The method for obtaining an enhanced immune response to an antigen in an individual entails administering to the individual the antigen and an inhibitor of mammalian target of rapamycin (mTOR). CD8+T cells may also be used for adoptive cell transfer (ACT) therapy.Type: ApplicationFiled: January 14, 2010Publication date: August 5, 2010Inventors: Hyung L. Kim, Protul Shrikant, YanPing Wang, Qingsheng Li, Rajesh Rao
-
Patent number: 7767588Abstract: An insulating layer formed by deposition is annealed in the presence of radical oxygen to reduce bond defects. A substrate is provided. An oxide layer is deposited overlying the substrate. The oxide layer has a plurality of bond defects. The oxide layer is annealed in the presence of radical oxygen to modify a substantial portion of the plurality of bond defects by using oxygen atoms. The anneal, in one form, is an in-situ steam generation (ISSG) anneal. In one form, the insulating layer overlies a layer of charge storage material, such as nanoclusters, that form a gate structure of a semiconductor storage device. The ISSG anneal repairs bond defects by oxidizing defective silicon bonds in the oxide layer when the oxide layer is silicon dioxide.Type: GrantFiled: February 28, 2006Date of Patent: August 3, 2010Assignee: Freescale Semiconductor, Inc.Inventors: Tien Ying Luo, Rajesh A. Rao
-
Patent number: 7719039Abstract: A phase change memory cell has a first electrode, a heater, a phase change material, and a second electrode. The heater is over the first electrode, and the heater includes a pillar. The phase change material is around the heater. The second electrode is electrically coupled to the phase change material. In some embodiments, a method includes forming a electrode layer over a substrate, depositing a first layer, providing nanoclusters over the first layer, and etching the first layer. The first layer comprises one of a group consisting of a heater material and a phase change material. The first layer may be etched using the nanocluster defined pattern to form pillars from the first layer.Type: GrantFiled: September 28, 2007Date of Patent: May 18, 2010Assignee: Freescale Semiconductor, Inc.Inventors: Ramachandran Muralidhar, Tushar P. Merchant, Rajesh A. Rao
-
Patent number: 7704830Abstract: A self-aligned split gate bitcell includes first and second regions of charge storage material separated by a gap devoid of charge storage material. Spacers are formed along sidewalls of sacrificial layer extending above and on opposite sides of the bitcell stack, wherein the spacers are separated from one another by at least a gap length. Etching the bitcell stack, selective to the spacers, forms a gap that splits the bitcell stack into first and second gates which together form the split gate bitcell stack. A storage portion of bitcell stack is also etched, wherein etching extends the gap and separates the corresponding layer into first and second separate regions, the extended gap being devoid of charge storage material. Dielectric material is deposited over the gap and etched back to expose a top surface of the sacrificial layer, which is thereafter removed to expose sidewalls of the split gate bitcell stack.Type: GrantFiled: June 7, 2007Date of Patent: April 27, 2010Assignee: Freescale Semiconductor, Inc.Inventors: Rajesh A. Rao, Tushar P. Merchant, Ramachandran Muralidhar, Lakshmanna Vishnubhotla
-
Patent number: 7642163Abstract: An electronic device can include a nonvolatile memory cell having DSEs within a dielectric layer. In one aspect, a process of forming the electronic device can include implanting and nucleating a first charge-storage material to form DSEs. The process can also include implanting a second charge-storage material and growing the DSEs such that the DSEs include the first and second charge-storage material. In another aspect, a process of forming the electronic device can include forming a semiconductor layer over a dielectric layer, implanting a charge-storage material, and annealing the dielectric layer. After annealing, substantially none of the charge-storage material remains within a denuded zone within the dielectric layer. In a third aspect, within a dielectric layer, a first set of DSEs can be spaced apart from a second set of DSEs, wherein substantially no DSEs lie between the first set of DSEs and the second set of DSEs.Type: GrantFiled: March 30, 2007Date of Patent: January 5, 2010Assignee: Freescale Semiconductor, IncInventors: Rajesh A. Rao, Tushar P. Merchant, Ramachandran Muralidhar, Gowrishankar Chindalore, David Sing, Jane Yater
-
Publication number: 20090312558Abstract: The present invention relates to an efficient process for preparing an arylcyclopropanecarbonitrile, which involves the use of sulfolane as a solvent.Type: ApplicationFiled: June 26, 2008Publication date: December 17, 2009Applicant: Reliance Life Sciences Pvt. Ltd.Inventors: Sandeep Pandurang Bhujbal, Venkata Ramana Kondepati, Rajesh Rao, Jayaraman Venkat Raman
-
Publication number: 20090273013Abstract: A split-gate memory device has a select gate having a first work function overlying a first portion of a substrate. A control gate having a second work function overlies a second portion of the substrate proximate the first portion. When the majority carriers of the split-gate memory device are electrons, the first work function is greater than the second work function. When the majority carriers of the split-gate memory device are holes, the first work function is less than the second work function. First and second current electrodes in the substrate are separated by a channel that underlies the control gate and select gate. The differing work functions of the control gate and the select gate result in differing threshold voltages for each gate to optimize device performance. For an N-channel device, the select gate is P conductivity and the control gate is N conductivity.Type: ApplicationFiled: April 30, 2008Publication date: November 5, 2009Inventors: Brian A. Winstead, Rajesh A. Rao, Spencer E. Williams
-
Publication number: 20090220744Abstract: A method of making a phase change random access memory (PCM) device comprises forming a PCM stack that includes a heater layer, phase change material layer, and a top electrode layer. A top protection layer is formed overlying the PCM stack. The top protection layer and a first portion of the PCM stack are then patterned, wherein the first portion of the PCM stack excludes the heater layer. A sidewall protection feature is formed along a sidewall of the patterned top protection layer and first portion of the PCM stack. The heater layer is etched using (i) the sidewall protection feature and (ii) the patterned top protection layer and first portion of the PCM stack collectively as a mask to form a self-aligned heater layer bottom electrode of the PCRAM stack, thereby completing a memory bit of the PCRAM device.Type: ApplicationFiled: February 28, 2008Publication date: September 3, 2009Inventors: Arturo M. Martinez, JR., Rajesh A. Rao