Patents by Inventor Rajiv M. Hattangadi
Rajiv M. Hattangadi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6233657Abstract: An apparatus for performing speculative stores is provided. The apparatus reads the original data from a cache line being updated by a speculative store, storing the original data in a restore buffer. The speculative store data is then stored into the affected cache line. Should the speculative store later be canceled, the original data may be read from the restore buffer and stored into the affected cache line. The cache line is thereby returned to a pre-store state. In one embodiment, the cache is configured into banks. The data read and restored comprises the data from one of the banks which comprise the affected cache line. Instead of forwarding store data to subsequent load memory accesses, the store is speculatively performed to the data cache and the loads may subsequently access the data cache. Dependency checking between loads and stores prior to the speculative performance of the store may stall the load memory access until the corresponding store memory access has been performed.Type: GrantFiled: September 17, 1999Date of Patent: May 15, 2001Assignee: Advanced Micro Devices, Inc.Inventors: H. S. Ramagopal, Rajiv M. Hattangadi
-
Patent number: 6189068Abstract: A superscalar microprocessor employing a data cache configured to perform store accesses in a single clock cycle is provided. The superscalar microprocessor speculatively stores data within a predicted way of the data cache after capturing the data currently being stored in that predicted way. During a subsequent clock cycle, the cache hit information for the store access validates the way prediction. If the way prediction is correct, then the store is complete, utilizing a single clock cycle of data cache bandwidth. Additionally, the way prediction structure implemented within the data cache bypasses the tag comparisons of the data cache to select data bytes for the output. Therefore, the access time of the associative data cache may be substantially similar to a direct-mapped cache access time. The superscalar microprocessor may therefore be capable of high frequency operation.Type: GrantFiled: June 28, 1999Date of Patent: February 13, 2001Assignee: Advanced Micro Devices, Inc.Inventors: David B. Witt, Rajiv M. Hattangadi
-
Patent number: 6006317Abstract: An apparatus for performing speculative stores is provided. The apparatus reads the original data from a cache line being updated by a speculative store, storing the original data in a restore buffer. The speculative store data is then stored into the affected cache line. Should the speculative store later be canceled, the original data may be read from the restore buffer and stored into the affected cache line. The cache line is thereby returned to a pre-store state. In one embodiment, the cache is configured into banks. The data read and restored comprises the data from one of the banks which comprise the affected cache line. Instead of forwarding store data to subsequent load memory accesses, the store is speculatively performed to the data cache and the loads may subsequently access the data cache. Dependency checking between loads and stores prior to the speculative performance of the store may stall the load memory access until the corresponding store memory access has been performed.Type: GrantFiled: October 28, 1998Date of Patent: December 21, 1999Assignee: Advanced Micro Devices, Inc.Inventors: H. S. Ramagopal, Rajiv M. Hattangadi
-
Patent number: 5987561Abstract: A superscalar microprocessor employing a data cache configured to perform store accesses in a single clock cycle is provided. The superscalar microprocessor speculatively stores data within a predicted way of the data cache after capturing the data currently being stored in that predicted way. During a subsequent clock cycle, the cache hit information for the store access validates the way prediction. If the way prediction is correct, then the store is complete, utilizing a single clock cycle of data cache bandwidth. Additionally, the way prediction structure implemented within the data cache bypasses the tag comparisons of the data cache to select data bytes for the output. Therefore, the access time of the associative data cache may be substantially similar to a direct-mapped cache access time. The superscalar microprocessor may therefore be capable of high frequency operation.Type: GrantFiled: June 3, 1997Date of Patent: November 16, 1999Assignee: Advanced Micro Devices, Inc.Inventors: David B. Witt, Rajiv M. Hattangadi
-
Patent number: 5860104Abstract: A data cache configured to perform store accesses in a single clock cycle is provided. The data cache speculatively stores data within a predicted way of the cache after capturing the data currently being stored in that predicted way. During a subsequent clock cycle, the cache hit information for the store access validates the way prediction. If the way prediction is correct, then the store is complete. If the way prediction is incorrect, then the captured data is restored to the predicted way. If the store access hits in an unpredicted way, the store data is transferred into the correct storage location within the data cache concurrently with the restoration of data in the predicted storage location. Each store for which the way prediction is correct utilizes a single clock cycle of data cache bandwidth. Additionally, the way prediction structure implemented within the data cache bypasses the tag comparisons of the data cache to select data bytes for the output.Type: GrantFiled: August 31, 1995Date of Patent: January 12, 1999Assignee: Advanced Micro Devices, Inc.Inventors: David B. Witt, Rajiv M. Hattangadi
-
Patent number: 5838943Abstract: An apparatus for performing speculative stores is provided. The apparatus reads the original data from a cache line being updated by a speculative store, storing the original data in a restore buffer. The speculative store data is then stored into the affected cache line. Should the speculative store later be canceled, the original data may be read from the restore buffer and stored into the affected cache line. The cache line is thereby returned to a pre-store state. In one embodiment, the cache is configured into banks. The data read and restored comprises the data from one of the banks which comprise the affected cache line. Instead of forwarding store data to subsequent load memory accesses, the store is speculatively performed to the data cache and the loads may subsequently access the data cache. Dependency checking between loads and stores prior to the speculative performance of the store may stall the load memory access until the corresponding store memory access has been performed.Type: GrantFiled: March 26, 1996Date of Patent: November 17, 1998Assignee: Advanced Micro Devices, Inc.Inventors: Hebbalalu Suryaprakash Ramagopal, Rajiv M. Hattangadi
-
Patent number: 5802588Abstract: A load/store buffer is provided which allows both load memory operations and store memory operations to be stored within it. Memory operations are selected from the load/store buffer for access to the data cache, including cases where the memory operation selected is subsequent in program order to a memory operation which is known to miss the data cache and is stored in the buffer. In this way, other memory operations that may be waiting for an opportunity to access the data cache may make such accesses, while the memory operations that have missed await an opportunity to make a main memory request. Memory operations that have missed are indicated by a miss bit being set, so that the mechanism which selects memory operations to access the data cache may ignore them until they become non-speculative.Type: GrantFiled: May 19, 1997Date of Patent: September 1, 1998Assignee: Advanced Micro Devices, Inc.Inventors: H. S. Ramagopal, Rajiv M. Hattangadi, Muralidharan S. Chinnakonda
-
Patent number: 5121350Abstract: A method of generating pure and decaying sinusoidal waveforms is readily implemented on arithmetic processors found in telecommunications circuits. The method is based on finite-difference equations and provides a sequence of signals having a high degree of spectral accuracy compared with presently-used methods. The sequence of signals can be generated in real-time without templates (ROM-stored patterns) because the method requires only two multiplications (16,18) and one addition (12) for each signal value generated in the sequence. The method finds application in dual-tone, multi-frequency (DTMF) telephone dialing systems.Type: GrantFiled: June 27, 1988Date of Patent: June 9, 1992Assignee: Advanced Micro Devices, Inc.Inventors: Rajiv M. Hattangadi, Mysore Raguveer
-
Patent number: 5087835Abstract: A pulse generator for generating an output pulse which is synchronized to an internal clock pulse includes a detector latch circuit (24), a master latch (12), a clocked latch (14), a first clocked half-latch (16), and an output logic circuit (18). Th detector latch (24) is responsive only to the positive edge of the asynchronous pulse of a varying width for generating a trigger signal which is latched to a low logic level. The master latch (12) is responsive to the trigger signal for generating a first latched signal which is latched to a high logic level. The clocked latch means (14) is responsive to the first latched signal and a first internal clock pulse signal for generating a second latched signal which is latched to a high logic level. The first clocked half-latch (16) is responsive to the second latched signal and a second internal clock pulse signal for generating a control signal.Type: GrantFiled: March 7, 1991Date of Patent: February 11, 1992Assignee: Advanced Micro Devices, Inc.Inventor: Rajiv M. Hattangadi