Patents by Inventor Rakesh Vattikonda
Rakesh Vattikonda has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10164768Abstract: In certain aspects, a circuit includes a dynamic differential logic gate having first and second outputs, and a first static differential logic gate having first and second outputs, and first and second inputs coupled to the first and second outputs, respectively, of the dynamic differential logic gate. The dynamic differential logic gate is configured to receive a clock signal and to preset both the first and second outputs of the dynamic differential logic gate to a first preset value during a first phase of the clock signal. The first static differential logic gate is configured to preset both the first and second outputs of the first static differential logic gate to a second preset value when the first preset value is input to both the first and second inputs of the first static differential logic gate.Type: GrantFiled: February 23, 2018Date of Patent: December 25, 2018Assignee: QUALCOMM IncorporatedInventors: Ravindraraj Ramaraju, Rakesh Vattikonda, Samrat Sinharoy, De Lu, Bo Pang
-
Publication number: 20180174623Abstract: An apparatus and method are disclosed for transferring data from a first core to a second core of an integrated circuit (IC). The first core includes first and second memory blocks (e.g., first and second portions of a first-in-first-out (FIFO) memory coupled to first and second pre-multiplexers, respectively). The second core includes a multiplexer including first and second inputs coupled to the first and second memory blocks, respectively. Additionally, the second core includes a read controller configured to generate a first read control signal to cause the first and second memory blocks to transfer data to the first and second inputs of the multiplexer, respectively; and generate a second read control signal to cause the multiplexer to transfer data from the first and inputs to an output of the multiplexer.Type: ApplicationFiled: December 16, 2016Publication date: June 21, 2018Inventors: Fei Xu, Rakesh Vattikonda, Dina McKinney, Zhen Chen, Yun Li, Zhenbiao Ma, De Lu
-
Patent number: 9948303Abstract: In one embodiment, a voltage level shifter includes a first p-type metal-oxide-semiconductor (PMOS) transistor having a gate configured to receive an input signal in a first power domain, and a second PMOS transistor, wherein the first and second PMOS transistors are coupled in series between a supply voltage of a second power domain and a node. The voltage level shifter also includes an inverter having an input coupled to the node and an output coupled to a gate of the second PMOS transistor, and a first n-type metal-oxide-semiconductor (NMOS) transistor having a gate configured to receive the input signal in the first power domain, wherein the first NMOS transistor is coupled between the node and a ground.Type: GrantFiled: December 2, 2016Date of Patent: April 17, 2018Assignee: QUALCOMM IncorporatedInventors: Venkat Narayanan, Rakesh Vattikonda, De Lu, Ramaprasath Vilangudipitchai, Samrat Sinharoy, Rui Chen
-
Patent number: 9941866Abstract: In an aspect of the disclosure, a method and an apparatus are provided. The apparatus is a register array including first and second flip-flop latch arrays. The first flip-flop latch array includes a first set of master latches, a first set of slave latches coupled to the first set of master latches, and a first address port. The second flip-flop latch array includes a second set of master latches, a second set of slave latches coupled to the second set of master latches, and a second address port. The register array includes an address counter, coupled to the first flip-flop latch array and the second flip-flop latch array. The address counter is shared by the first flip-flop latch array and the second flip-flop latch array and configured to address, in parallel in a test mode, the first flip-flop latch array through the first address port and the second flip-flop latch array through the second address port.Type: GrantFiled: July 12, 2016Date of Patent: April 10, 2018Assignee: QUALCOMM IncorporatedInventors: Rakesh Vattikonda, Samrat Sinharoy, De Lu
-
Publication number: 20180074126Abstract: An apparatus and method of employing mutually exclusive write and read clocks in scan capture mode for testing digital interfaces. The apparatus includes a first circuit and a first clock generator configured to generate a first clock signal for transferring a test sample from an input to an output of the first circuit in response to the first clock signal during each of a first set of scan capture cycles; a second circuit and a second clock generator configured to generate a second clock signal for transferring the test sample from an input to an output of the second circuit in response to the second clock signal during each of a second set of scan capture cycle; the first clock signal being suppressed during each scan capture cycle of the second set, and the second clock signal being suppressed during each scan capture cycle of the first set.Type: ApplicationFiled: September 12, 2016Publication date: March 15, 2018Inventors: Bilal Zafar, Rakesh Vattikonda, De Lu, Venkatasubramanian Narayanan, Masoud Zamani, Joseph Fang
-
Publication number: 20180019734Abstract: In an aspect of the disclosure, a method and an apparatus are provided. The apparatus is a register array including first and second flip-flop latch arrays. The first flip-flop latch array includes a first set of master latches, a first set of slave latches coupled to the first set of master latches, and a first address port. The second flip-flop latch array includes a second set of master latches, a second set of slave latches coupled to the second set of master latches, and a second address port. The register array includes an address counter, coupled to the first flip-flop latch array and the second flip-flop latch array. The address counter is shared by the first flip-flop latch array and the second flip-flop latch array and configured to address, in parallel in a test mode, the first flip-flop latch array through the first address port and the second flip-flop latch array through the second address port.Type: ApplicationFiled: July 12, 2016Publication date: January 18, 2018Inventors: Rakesh VATTIKONDA, Samrat SINHAROY, De LU
-
Publication number: 20180006650Abstract: In one embodiment, a voltage level shifter includes a first NOR gate having a first input configured to receive a first input signal in a first power domain, a second input configured to receive an enable signal in a second power domain, a third input, and an output. The voltage level shifter also includes a second NOR gate having a first input configured to receive a second input signal in the first power domain, a second input configured to receive the enable signal in the second power domain, a third input coupled to the output of the first NOR gate, and an output coupled to the third input of the first NOR gate. The first and second NOR gates are powered by a supply voltage of the second power domain.Type: ApplicationFiled: December 2, 2016Publication date: January 4, 2018Inventors: Venkat Narayanan, Rakesh Vattikonda, De Lu, Ramaprasath Vilangudipitchai, Samrat Sinharoy, Rui Chen
-
Publication number: 20180006651Abstract: In one embodiment, a voltage level shifter includes a first p-type metal-oxide-semiconductor (PMOS) transistor having a gate configured to receive an input signal in a first power domain, and a second PMOS transistor, wherein the first and second PMOS transistors are coupled in series between a supply voltage of a second power domain and a node. The voltage level shifter also includes an inverter having an input coupled to the node and an output coupled to a gate of the second PMOS transistor, and a first n-type metal-oxide-semiconductor (NMOS) transistor having a gate configured to receive the input signal in the first power domain, wherein the first NMOS transistor is coupled between the node and a ground.Type: ApplicationFiled: December 2, 2016Publication date: January 4, 2018Inventors: Venkat Narayanan, Rakesh Vattikonda, De Lu, Ramaprasath Vilangudipitchai, Samrat Sinharoy, Rui Chen
-
Patent number: 9859893Abstract: In one embodiment, a voltage level shifter includes a first NOR gate having a first input configured to receive a first input signal in a first power domain, a second input configured to receive an enable signal in a second power domain, a third input, and an output. The voltage level shifter also includes a second NOR gate having a first input configured to receive a second input signal in the first power domain, a second input configured to receive the enable signal in the second power domain, a third input coupled to the output of the first NOR gate, and an output coupled to the third input of the first NOR gate. The first and second NOR gates are powered by a supply voltage of the second power domain.Type: GrantFiled: December 2, 2016Date of Patent: January 2, 2018Assignee: QUALCOMM IncorporatedInventors: Venkat Narayanan, Rakesh Vattikonda, De Lu, Ramaprasath Vilangudipitchai, Samrat Sinharoy, Rui Chen
-
Patent number: 9536578Abstract: A write driver for a memory circuit includes a control circuit configured to: operate a first push-pull driver to generate a first drive signal in a first voltage domain at a first node based on an input signal in a second domain and in response to a mode select signal being in a first mode, wherein the first drive signal is at a same logic level as the input signal; operate a second push-pull driver to generate a second drive signal in the first voltage domain at a second node based on the input signal and in response to the mode select signal being in the first mode, wherein the second drive signal is at a complement logic level with respect to the input signal; and operate the first and second push-pull drivers to float the first and second nodes in response to the mode select signal being in a second mode.Type: GrantFiled: April 16, 2013Date of Patent: January 3, 2017Assignee: QUALCOMM IncorporatedInventors: Chulmin Jung, Changho Jung, Sei Seung Yoon, Rakesh Vattikonda, Nishith Desai
-
Patent number: 9432022Abstract: A level-shifter is provided with PMOS stacks that are selectively weakened or strengthened depending upon the binary state of an input signal.Type: GrantFiled: April 21, 2014Date of Patent: August 30, 2016Assignee: QUALCOMM IncorporatedInventors: Changho Jung, Frank Guo, Rakesh Vattikonda
-
Publication number: 20150310901Abstract: A memory and a method for operating the memory having a sleep mode are provided. The memory one or more storage elements and a bitline coupled to the one or more storage elements. A precharge circuit is configured to precharge the bitline during a precharge period and float the bitline during a sleep mode. An operating circuit coupled to the one or more storage elements, wherein at least one of the operating circuit and the one or more storage elements being configured to remain electrically coupled to a supply voltage in the sleep mode.Type: ApplicationFiled: April 24, 2014Publication date: October 29, 2015Applicant: QUALCOMM INCORPORATEDInventors: Changho Jung, Rakesh Vattikonda, Tony Chung Yiu Kwok
-
Publication number: 20150303921Abstract: A level-shifter is provided with PMOS stacks that are selectively weakened or strengthened depending upon the binary state of an input signal.Type: ApplicationFiled: April 21, 2014Publication date: October 22, 2015Applicant: QUALCOMM IncorporatedInventors: Changho Jung, Frank Guo, Rakesh Vattikonda
-
Patent number: 9154117Abstract: Various apparatuses and methods are disclosed. The system describes a pulse generator comprising a first stage configured to be powered by a first voltage; and a second stage configured to be powered by a second voltage different from the first voltage, wherein the second stage is further configured to generate a pulse in response to an input to the first stage comprising a trigger and feedback from the second stage.Type: GrantFiled: March 6, 2013Date of Patent: October 6, 2015Assignee: QUALCOMM IncorporatedInventors: Changho Jung, Nishith Desai, Rakesh Vattikonda
-
Publication number: 20150221346Abstract: A multiport bitcell apparatus includes a plurality of word lines for enabling writing and reading operations. The word lines include a first set of word lines extending across the bitcell on a first metal layer. The word lines further include a second set of word lines extending across the bitcell on a second metal layer. The word lines further include a third set of word lines extending across the bitcell on both the first metal layer and the second metal layer. The third set of word lines may include a first word line that extends on a first metal track and a second metal track, and a second word line that extends on the second metal track and a third metal track. The first metal layer may be an M2 layer and the second metal layer may be an M3 layer.Type: ApplicationFiled: February 5, 2014Publication date: August 6, 2015Applicant: QUALCOMM IncorporatedInventors: Rakesh VATTIKONDA, Frederick NGURE, Changho JUNG
-
Patent number: 9082481Abstract: A static, ternary content addressable memory (TCAM) includes a key cell and a mask cell coupled to intermediate match lines. The key cell is coupled to a first pull-down transistor and a first pull-up transistor. The mask cell is coupled to a second pull-down transistor and a second pull-up transistor. The first pull-down transistor and second pull-down transistor are connected in parallel and the first pull-up transistor and second pull-up transistor are connected in series. A match line output is also coupled to the first pull-down transistor and second pull-down transistor and further coupled to the first pull-up transistor and second pull-up transistor.Type: GrantFiled: October 1, 2014Date of Patent: July 14, 2015Assignee: QUALCOMM IncorporatedInventors: Esin Terzioglu, Nishith Desai, Rakesh Vattikonda, ChangHo Jung, Sei Seung Yoon
-
Patent number: 9030893Abstract: A write assist driver circuit is provided that assists a memory cell (e.g., volatile memory bit cell) in write operations to keep the voltage at the memory core sufficiently high for correct write operations, even when the supply voltage is lowered. The write assist driver circuit may be configured to provide a memory supply voltage VddM to a bit cell core during a standby mode of operation. In a write mode of operation, the write assist driver circuit may provide a lowered memory supply voltage VddMlower to the bit cell core as well as to at least one of the local write bitline (lwbl) and local write bitline bar (lwblb). Additionally, the write assist driver circuit may also provide a periphery supply voltage VddP to a local write wordline (lwwl), where VddP?VddM>VddMlower.Type: GrantFiled: February 6, 2013Date of Patent: May 12, 2015Assignee: QUALCOMM IncorporatedInventors: Changho Jung, Nishith Desai, Rakesh Vattikonda
-
Publication number: 20150085554Abstract: A static, ternary content addressable memory (TCAM) includes a key cell and a mask cell coupled to intermediate match lines. The key cell is coupled to a first pull-down transistor and a first pull-up transistor. The mask cell is coupled to a second pull-down transistor and a second pull-up transistor. The first pull-down transistor and second pull-down transistor are connected in parallel and the first pull-up transistor and second pull-up transistor are connected in series. A match line output is also coupled to the first pull-down transistor and second pull-down transistor and further coupled to the first pull-up transistor and second pull-up transistor.Type: ApplicationFiled: October 1, 2014Publication date: March 26, 2015Inventors: Esin Terzioglu, Nishith Desai, Rakesh Vattikonda, ChangHo Jung, Sei Seung Yoon
-
Patent number: 8976607Abstract: Various aspects of a fast, energy efficient write driver capable of efficient operation in a dual-voltage domain memory architecture are provided herein. Specifically, various aspects of the write driver described herein combine a high speed driver with voltage level shifting capabilities that may be implemented efficiently in reducing use of silicon area while using lower power. The write driver circuit shifts or adjusts voltage levels between a first voltage domain to a second voltage domain. In one example, the write driver circuit is coupled to a global write bitline and a local write bitline that is coupled to one or more bitcells (of SRAM memory). The write driver circuit converts a first voltage level at the global write bitline to a second voltage level at the local write bitline during a write operation.Type: GrantFiled: March 5, 2013Date of Patent: March 10, 2015Assignee: QUALCOMM IncorporatedInventors: Nishith Desai, Rakesh Vattikonda, Changho Jung
-
Patent number: 8971096Abstract: A multiport bitcell including a pair of cross-coupled inverters is provided with increased write speed and enhanced operating voltage range by the selective isolation of a first one of the cross-coupled inverters from a power supply and ground during a write operation. The write operation occurs through a write port that includes a transmission gate configured to couple a first node driven by the first cross-coupled inverter to a write bit line. A remaining second cross-coupled inverter in the bitcell is configured to drive a second node that couples to a plurality of read ports.Type: GrantFiled: July 29, 2013Date of Patent: March 3, 2015Assignee: QUALCOMM IncorporatedInventors: Changho Jung, Rakesh Vattikonda, Nishith Desai, Sei Seung Yoon